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Abstract
This report presents the results of work done durinq the 8-month de-
sign phase (Phase I) of an 18-month contract to desi9n and build an engi-
neerin 9 model of a miniature spaceborne memory. The memory system which
has been designed has the followin 9 characteristics:
Memory Element Magnetic, thin film, plated-wire.
Storage Capacity 2,949,120 bits.
Speed 500-kilocycle serial bit rate.
125-kilocycle 4-bit character rate.
Organization
Operatin 9 Mode
Two independent half-memories of 1,474,560 bits per-
mit simultaneous reading and writinq.
Nondestructive readout, serially addressed buffer
memories.
Input Voltaqe -24.5 • 2% volts.
Input Power
Temperature Range
Memory Stack
0.5 watt - Standby (design objective).
1.5 watt - Continuous 500-kilocycle writin9 (design
objective).
Operatin9, -2_°C to + 80°C.
Storage , +150-C for 48 hours.
The 1,474,560 bits of memory, 2592 diodes, and 96
transistors associated with the memory stack fit
into a space 6 inches by 13 inches by 2.2 inches in-
cludin 9 an external case.
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Foreword
This report describes work performed during the B-month phase I of
the 18-month contract NAS5-9518 for a Reliable Miniature Spaceborne Memory.
This contract with the UNIVAC Division of Sperry Rand Corporation, P. O.
Box 500, Blue Bell, Pa., has been directed by Mr. A. Whitehead and Mrs. M.
Townsend, NASA Goddard Space Flight Center Technical Officer.
The work is being performed under the supervision of Mr. G. A. Fedde,
Engineering Manager of the Advanced Memory Development Laboratory. Mr. W.
J. Bartik, Manager of the Advanced Electronics Section, provides technical
consultation and general management of the contract. The following persons
are assigned directly to the project and, along with others, have made val-
uable contributions: E. N. Schwartz, R. Mosenkis, C. A. Nelson, and Ao L.
Salamon of the Advanced Memory Development Laboratory; Dr. J° S. Mathias
and F. J. Hanson of the Materials G Processes Research Laboratory; G. R.
Reid and R. W. Hoffman of the Advanced Packaging Laboratory; and P. C.
Candelori and R. A. Grossman of the Reliability G Engineering Laboratory.
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SECTION I
INTRODUCTION
The objective o_ this contract is to design a 2.8 x 106-bit Miniature
Spaceborne Memory System. This memory design can be described by the fol-
lowing characteristics:
Storage capacity 2,949,120 bits.
Information bit rate 500 kilocycles, serial bit rate.
125 kilocycles, 4-bit character rate.
Addressing Sequential, first-in first-out.
Operating mode Nondestructive readout, serially
addressed buffer memories.
Organization Two independent half-memories of
1,474,560 bits permit simultaneous
reading and writing.
Input power
Temperature range
0.5 watt - Standby (design objective).
1.5 watt - Continuous 500-kilocycle
writing (design objective).
Operating, -20°C to +80°C.
Storage, +150oc for 48 hours.
During eight-month phase I of this contract, the design of this
memory system and the low power circuits has been completed. Breadboard
versions of the circuits and memory plane have been operated and tested.
The memory element used in this design is the UNIVAC-developed magnetic
thin-film plated wire. The characteristics of this memory element that
make it well suited for this application are:
1. Very low switching energy.
2. Very short switchin 9 time.
3. Nondestructive readout.
4. High Curie temperature, +550°C or higher.
5. Very compact, 1500 bits per square inch.
During the ten-month phase II of this contract, which started July 25,
1955, an engineering model of a half-memory will be built, tested and
demonstrated. It will be shown that a prototype of such a memory could be
fitted into a Nimbus box that is 4 inches by 6 inches by 13 inches.
Section 2 of this interim report describes the memory interface with
external equipment, and the internal organization of the memory that was
used to achieve the goals of the project. This section also includes a
description of the timing and control circuits operation and the results
of some approximate reliability calculations.
Section 3 contains a brief description of all of the circuits designed
during phase I. A detailed report on each circuit is contained in Appendix
I.
Section 4 describes the plated-wire memory element, the operation, and
various tests performed preliminary to the writing of a test specification.
The results of life tests on the wire are also included.
Section 5 describes the design, construction, and materials used in
the memory planes and stack.
Section 6 contains the "new technology" report.
The rest of the appendices contain parts lists, hybrid circuit and
semiconductor specifications, information about corrosion protection of
plated wires, and information about the materials used in construction of
the memory.
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SECTION2
MEMORYSYSTEMORGANIZATION
The design of this 2.8 x 106-bit memorysystem has concentrated on
achieving the lowest possible power consumption by optimizing the organiza-
tion through use of lowest power circuits. Circuits operating at high repe-
tition rates and using short rise time pulses necessarily consumemore power
than slower circuits. The information under the following headings shows
that the processing of 40 bits in parallel every 80 microseconds to provide
1 bit serially every 2 microseconds at the memoryinterface yields minimum
power consumption.
2.1. INTERFACE WITH EXTERNAL EQUIPMENT
The memory system accepts data or provides data output, serial by bit,
at any interval 2 microseconds or longer. The data is NRZ (non return to
zero) in format and is defined by the voltage level on the data lines during
a clock pulse. During readout, the memory system generates a readout clock
pulse to serve this function.
Zero
One
Clock pulse
Read command
Write command
0.Ov ±0.5v
+2.5v ±0.5v
+2.5v ±0.5v
0.Ov ±0.5v
+2.5v ±0.5v
The 2.8 x 106-bit memory has been designed as two completely independent
hal_memories. It is possible therefore to do both writin 9 into and readin 9
out of the memory simultaneously. In addition, the memory design permits
the handiin 9 of four-bit-parallel characters at the interface. This is ac-
complished by elimination of the four-stage buffer counter and providin 9
four data lines to feed data to the four-stage buffer register. Figure 2-1
is a simplified block diagram of the 1.4 x 106-bit half memory. In this
operating mode one 4-bit character can be handled every 3 microseconds or
longer.
The memory system sequentially stores and reads out the data in the same
order in which it was written. Each time the state of the command line
changes from read to write or vice versa, the memory address counters are
reset to the first memory address. Data readout is nondestructive, and the
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stored data may be read as many times as desired without regeneration or re-
writing. Under these conditions the address counters cycle sequentially
through all memory addresses and then repeat the cycle.
New data will be written into the nemory at the first clock pulse fol-
lowing the change in command status from read to write. A total of 40 bits
is temporarily accumulated in the low-power flip-flop information register,
and then the 40 bits are simultaneously written into a position on 40 plated
wires. Should the command status change from write to read when this register
(see Figure 2-1) is partially full, the data will be lost (a maximum of 39
bits). A timing diagram for the write operation is shown in Figure 2-2.
When the address counters reach the last address, a memory-full signal is
provided.
Data will be read from the memory at the first valid clock pulse and
each succeeding clock pulse after the write command changes to read. To
provide the time necessary to reset all the address counters and read out
the first 40 bits into temporary storage in the flip-flop information register,
a lOO-microsecond interval following the read command is provided. The mem-
ory timing circuits block the clock pulse from the memory during this period,
and the clock pulses are ignored or invalidated. A timing diagram for the
read operation is shown in Figure 2-3.
2.2. ORGANIZATION FOR MINIMUM POWER
The requirement that the memory be easily adapted for four-bit-parallel
or one-bit-serial information requires the four-stage buffer register. Dur-
ing one-bit-serial data handling the four-stage buffer counter sequentially
gates the data into the four-stage buffer register. The process is reversed
for readout. That is, the four bits read into the buffer register are se-
quentially gated out one at a time onto the data output line.
At this point in the block diagram, Figure 2-1, the four-stage buffer
register fills a 40-stage information register in 10 steps. The sequence
of these steps is controlled by the ten-stage information counter. The size
of this register, 40 bits, was determined in the following way: Equations
were written for total memory power considering both standby and operatin 9
power of all the circuits. The predominant factor in these considerations
was the balancing of the standby power of the 40 sense amplifiers and infor-
mation registers against the pulse power required to energize the memory
plane word readout drive line. Each word drive line pulse generates, non-
destructively, signals in 640 plated-wire storage locations. For a fixed
maximum information rate, 500,000 bits per second. This pulse power is in-
versely proportional to the number of bits processed in parallel. Pulse
power (operating power) for the word driver is
P (duration)
p = peak _ 0.8 amp x 24v x 0.6 _s x 1.07 _ 0.153
write 2 _s x N 2 _s x 40
where Ppeak is the total instantaneous peak power drawn from the power
supply and its capacitors.
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&N = 40 = number of bits processed in parallel.
2 microseconds per bit is the maximum bit rate.
0.6 microsecond is the duration of the two word pulses to write.
1.07 is the efficiency factor.
For the bit driver
P
write 2 N _s
N (P )(duration)
_ peak 0.055 amp x 12v x 0.7 _s = 0.231
2 _s
For the low level switch matrix
N (P )(duration)
p _ peak
write 2 _s x N
0.006 amp x 12v x 1 _s = 0.036
2 _s
The timing circuits pulse power is given by
(15 circuits)(80 mw)(0.75 _s) 4
Pwrite = N x 2 _s x _ efficiency
1200 mw-_s = 15 mw.
2 N _s
P total = 0.435
write
The o*andby _ .... for the _i I .... ;. • •
-. _ " .... c_,_.._s IS glven as .,,_lows:
Information register 1.5 mw x N =
Buffer register 11 mw --
Buffer counter 15 mw
Sense amplifiers 5 mw x N
A, B, and P counters 8 mw x 5
Information counter 15 mw
Timing circuits 5 mw x 10
Pstandby
P =p +P
operating standby write
60 mw
ii mw
= 15 mw
= 200 mw
= 40 mw
= 15 mw
= 50 mw
= 391 mw
= O.826
A graph of these results for different values of N is shown in Figure 2-4.
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2.3. TIMING AND CONTROL FUNCTIONS
The timing and control circuits consist of a group of delay flops,
flip-flops, gates, and driver circuits to generate all of the pulses to co-
ordinate the many internal memory functions. The principal pulses required
are as follows:
1. A standardized pulse for every valid clock pulse to step the four-
stage buffer counter.
2. A standardized pulse for every valid clock pulse to time-gate the
NRZ data into the four-stage buffer register.
3. A standardized pulse for every fourth valid clock pulse to step the
ten-stage information counter.
4. A standardized pulse for every fourth valid clock pulse to time-
gate information into and out of the ten-stage information register.
. Two pulses every fortieth valid clock pulse when a write command is
present to control the width and timing of the bit current relative
to the word drive current.
. A pulse every fortieth valid clock pulse when a read command is
present to control the width and timing of a gate that puts the
40 sense amplifiers in a high gain state.
7. A pulse every fortieth valid clock pulse to step the 16-stage P
counter.
. A pulse every fortieth valid clock pulse to control the duration
and timing of the drivers that turn on 40 out of 680 low-level
switches connected to plated-wire storage elements.
. Three pulses every fortieth valid clock pulse to control the dura-
tion and relative timing of the "on" period of 1 of 96 B switches,
1 of 24 A switches, and the word current pulse regulator.
2.4. RELIABILITY CALCULATIONS
A preliminary failure rate analysis has been made for the memory sys-
tem design. This first analysis made the simplifying assumption that any
component or joint failure caused the whole system to fail. This is, of
course, a false assumption. An additional analysis will be made considering
the partial system failure modes. For example, the failure of one word drive
line diode would cause 640 successive bits to be indicated as O's. This
represents a loss of only 0.04 percent of storage capacity.
2.5. SUMMARY
The reliability evaluation is based on the product rule and exponential
formula of reliability prediction.
15
-t\l -t_2 -t\3 -t\n
P =e xe xe x ....... xe
S
-t (%1 + \2 + \n) -t%tP =e =e
S
p = e-t%t
S
P = Probability of survival
S
t = A specified period of failure-free operation
m = Mean-time-between-failures
d = failure rate (The reciprocal of m)
The MTBF is calculated from:
MTBF = 10 5
MTBF = Mean time between failures in hours
= Failure rate in percent per 1000 hours
105 = Factor for converting percent per 1000 hours to hours
Reliability prediction based on the lowest obtainable failure rates.
In most instances these failure rates were established to high reliability
programs such as "Minuteman" specifications.
Solder joints - 15 billion joint hours without a failure -
(minuteman)
Failure rate = 45.79 x 10 -6 failures per hour
MTBF = 21800 hours
P (Probability of success for one year, no failures of any kind)
S
-t/m - 8760
= e = e 21830
- 0.401
=e
= 67 percent
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SECTION3
MEMORYCIRCUITDESIGNS
This section of the interim engineering report briefly describes all
the circuits designed for the 1.4 x 106-bit Miniature SpaceborneMemory.
Appendix I to this report provides a detailed description of each circuit's
operations, the design equations, and test results. A composite components
list (Appendix II) tabulates the manufacturer and the maximumstress to
which each componentis subjected.
3.1. LOGIC AND CONTROL CIRCUITS
These circuits compose the interface with external equipment, generate
all necessary timing pulses, and control the address counters. These cir-
cuits include the following:
1. A monostable multivibrator that generates control pulses and uses
no standby power.
o An information buffer register that changes bit serial information
to 4 bit parallel during a write cycle and reverses the operation
during a read cycle.
3. A low-power ring counter that controls and synchronizes the buffer
register operation.
. A number of special-purpose circuits such as the counter inverter
and amplifier, the counter pulser, a pulse amplifier, a pulse gate,
a counter stepping circuit and buffer register reset, an output
buffer, a logic inverter and amplifier, a logic gate, a low-power
information register, and an output flip-flop.
3.2. INFORMATION PATH CIRCUITS
These memory circuits receive low level signals directly from the mem-
ory elements (bit-sense switch matrix and sense amplifier) and convert them
to a standardized digital pulse format. They also accept standardized digi-
tal pulse information to be stored (the bit driver) and change it into cur-
rents which cause the memory elements to store the information. In addi-
tion, circuits closely related to the operation of the circuits mentioned
above are described.
21
3.2.1. READ AMPLIFIER
The function of the read amplifier is to amplify and detect the plated
wire information output signal, while repeating unwanted common-mode signals,
and to provide an output signal that indicates whether a 1 or 0 has been
detected. The output of the amplifier provides a pulse to the information
register if a 1 is detected and no pulse if a 0 is detected. The amplifier
is gated during the period of time that the plated wire information output
signal is present at the amplifier input. The only 0 signal required is
that necessary to overcome transient noise; therefore the 1 signal require-
ment is the one which must be met.
A minimum 1 signal of 93 millivolt-nanoseconds is required at the in-
put of the circuit to give the output pulse. The circuit has a minimum
common-mode rejection of 28 and requires 3.33 milliwatts of steady-state
power.
The circuit is built using screened ceramic resistors. Capacitors
have been eliminated in the design of the amplifier wherever possible to
make the hybrid circuitry as simple as possible.
Forty sense amplifiers are used to process forty bits of information
in parallel.
3.2.2. BIT-SENSE SWITCH MATRIX
The bit-sense switch matrix selects the plated wire from which in-
formation is to be read during a read cycle or into which information is to
be written during a write cycle. The bit-sense switch matrix is comprised
of a group of transistor switches which provide a low impedance between the
selected plated wire in a bit group and the read amplifier and bit driver.
Transient voltages not related to the stored information are rejected by
using a dummy balancing wire connected to one side of the differential
amplifier. Transient noise coupling through the capacitance of the switches
which are off is cancelled by using a balanced bit-sense matrix. An equal
number of switches are connected to each side of the differential ampli-
fier, which is the first stage of the read amplifier.
This switch matrix connects each sense amplifier (bit driver during
a write command) to one of a group of 16 plated wires and one of two dummy
wires. Forty amplifiers (and/or bit drivers) require 720 switches in the
matrix.
3.2.3. BIT DRIVER
The function of the bit driver is to drive pulses of current down the
plated wire during the memory write cycle, in time coincidence with the
word current. This writes new information in the plated wire. The bit
driver supplies two sequential pulses of current of opposite polarity to
represent a 1 and a O. The time at which the pulses occur in the memory
cycle is controlled by two timing pulses. Two logic inputs from the in-
formation register determine whether a 1 or a 0 is to be written.
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The bit drivers require 215 milliwatts of pulse-power operating at a
2-microsecond serial bit rate. Forty bit drivers are used to process forty
bits of information in parallel.
3.2.4. MATRIX DRIVERS
The matrix driver supplies equal positive and negative-going pulses
which select the matrix switches that are turned on in the memory cycle.
The matrix driver is designed to drive 40 matrix switches in parallel,
since 40-bit-parallel operation is used when reading from or writing into
the memory stack. The output pulses must swing to 6 volts minimum with
respect to ground and must be capable of supplying 2.81 milliamperes per
load, or a total of 112 milliamperes. The required input current from the
counter which selects the matrix position is 22.7 milliamperes.
Eighteen matrix drivers are used in the memory system. Matrix drivers
numbered 1 through 8 (used one at a time) cause the_itch matrix to connect
the corresponding plated wire to the first terminal of the sense ampli-
fier input, while matrix driver number 17 causes the switch matrix to con-
nect a dummy wire to the second input to the differential amplifier. Ma-
trix drivers 9 through 16 (used one at a time) cause the corresponding
wire to be connected to the second input terminal, while matrix driver 18
causes the other dummy wire to be connected to the first terminal of the
differential amplifier.
3.2.5. BIT PATH INTERFACE CIRCUITS
The three bit path interface circuits are the bit power pulser, the
bit timing pulser, and the read gate pulser; these three circuits are
driven by delay flops which provide the pulse timing.
The bit power pulser provides the voltage pulse which steps up the
current level of the information registers. The output must swing from
ground to ll.1 volt minimum and must be capable of supplying a total of
84 milliamperes (2.1 millamperes to each of 40 information registers).
The bit timing pulser provides the voltage pulse which activates the
bit drivers. The output must swing from -3 volt to 11.1 volt minimum and
be capable of supplying a total of 520 milliamperes (13 millamperes to each
of 40 bit drivers).
The read gate pulser provides the voltage pulse to drive the read
amplifier gates. The output must swing from ground to 5.4 volt minimum
and be capable of supplying 1.45 milliamperes to each gate. The output
must also be capable of driving 31 picofarads per gate.
3.3. WORD LINE DRIVE, SELECTION, AND COUNTER CIRCUITS
These circuits generate a regulated amplitude current pulse which is
steered to a selected word line to read out or write information in the
plated wire memory element. The counter circuits generate the sequential
addressing of all storage locations in the memory.
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3.3.1. WORDCURRENTSOURCE
The word current source is a current regulator circuit which must
drive a closely controlled pulse of current of 800 milliamperes through
a word line. The pulse should have a rise time of 100 to 150 nanoseconds,
a fall time of 30 to 40 nanoseconds, and a flat top lasting about 100 to
200 nanoseconds as controlled by the input. Information stored in the wire
is sensed on the trailing edge, which permits a slow leading edge and elim-
inates overshoot and ringing. The word current source is designed to
minimize pulse width variation, since instantaneous peak power dissipation
in the system is high when word current flows. Only one word current
source is used in each 1.4 x lOb-bit half-memory.
3.3.2. WORDCURRENT SWITCHES AND SWITCH DRIVERS
The word current switches and switch drivers select 1 of 2304 word
lines in the 1,400,000-bit half-memory by means of a two-dimensional diode
matrix. The two coordinates, A and B, of the matrix are selected through
switches. The system comprises 24 A-switches and 96 B-switches. A signif-
icant saving in hardware is effected by the use of a 4 x 6 matrix selec-
tion of the A-switch and a 4 x 24 matrix selection of the B-switch.
To drive word current down the line, the proper A-switch and B-switch
are driven by the respective drivers; then the word current source is
pulsed. To terminate the word current, this sequence is reversed.
3.3.3. LOW POWER RING COUNTER
The ring counter, which is used for address selection, uses complimen-
tary transistors. It dissipates a maximum of 6.3 milliwatts in the stand-
by mode, regardless of the number of stages, and can drive heavy loads by
augmenting its input current momentarily. The counter can be stepped
every microseconds or slower. The circuit can be designed by use of low-
tolerance components, both passive and active, and thus lends itself to
thin-film and hybrid circuit manufacture.
Four ring counters, two with four stages, one with six stages and
one with 24 stages are associated with the word line-addressing and selec-
tion function.
3.3.4. RING COUNTER AUXILIARY CIRCUITS
The low-power ring counters require four auxiliary circuits for their
operation; these are the stepper, high level driver, reset, and level
shifter circuits. The first three circuits are required for operating a
single ring counter, while the level shifter circuit is used when one ring
counter is to be stepped whenever a second counter reaches a predetermined
count. This action would occur when the two counters form a two-dimension-
al matrix so that an M-stage counter and an N-stage counter drive (M x N)
leads.
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SECTION 4
THE PLATED-WIRE MEMORY ELEMENT
The memory element consists of a wire substrate which is made of
beryllium-copper drawn to a O.O05-inch diameter and which is electroplated
with a magnetic thin film. The magnetic film is the same 81 percent nickel,
19 percent iron alloy widely used in planar thin-film memory elements. The
coating is continuous and is plated in the presence of a circumferential
magnetic field that establishes a magnetic anisotropy axis, or preferred
magnetization direction, circumferentially around the wire. Figure 4-1 is
a simplified diagram of the plating apparatus and the electrical test that
provides immediate control of the process. The magnetic material is elec-
troplated on a continuously moving wire in room environment. The continu-
ously moving wire is electrically tested with a complete operating memory
pulse program.
Information is stored according to the sense of the circumferential
magnetization in the portion of the plated wire encircled by the word strap:
clockwise magnetization represents a stored 1; counterclockwise magnetiza-
tion represents a stored O. Figure 4-2 shows a sketch of the plated wire
and the word drive line which forms a one-turn solenoid encircling many
plated wires (only one is shown). To read the stored information, a word
current is applied to the word strap which encircles the plated wire at
right angles. The word current produces a word field along the axis of the
wire. This word field tilts the magnetization vector from its circumferen-
_1_1 rest position towards *_^ axis of the wire. 1.= resultlng
causes a voltage change (sensed at the ends of the plated wire) of one
polarity for a stored 1, and of the opposite polarity for a stored O. Fig-
ure 4-3 shows a qualitative vector diagram of the magnetization vector posi-
tion. The amplitude of the word current is controlled so that when the cur-
rent is turned off the magnetization vector returns to its original rest
position under the influence of the anisotropy and demagnetizing fields;
thus, the readout is nondestructive.
Information is written into the wire by the time coincidence of the
word current and a steering bit current through the plated wire. When the
bit current flows in one direction, the magnetization vector is so steered
that when the bit and word current end the vector is in the 1 rest position;
when the bit current flows in the other direction, the magnetization vector
is left in the 0 position.
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Operating parameters of the plated wire for the Miniature Spaceborne
Memory are as follows:
Word-strap width: 33 mils, 1/2 turn,
Word current: 800 milliamperes
Bit current: 35 milliamperes
Output voltage: ±10 millivolts nominal, 5 millivolts worst-
case with off-nominal currents
Switching time: 80 nanoseconds (fo r a 40-nanosecond fall
time word current)
It is important to note that the same amplitude word drive current used for
reading is also used for writing. The word drive current in the drive line
must not adversely affect the information stored in the nonselected words.
Similarly, the bit write current that flows in the plated wires must control
the magnetization direction in only the one selected bit.
The magnetic plating is continuous and if more than 20 to 25 bits per
inch along the wire are used there is a tendency for them to interfere with
each other. This interference is reversible. If 0 is written millions of
times on each side of a 1 with the program shown in Figure 4-3 the signal
read from the 1 will be diminished. If 1 is written on each side of the
center test bit, the signal read from the test bit will be increased. This
effect is nearly eliminated by the use of the writing technique shown in
Figure 4-4. This method of writing, called phase modulated writing, depends
upon the reversibility of the adjacent-bit interference. It eliminates this
interference by always writing an equal number of l's and O's independent
of the stored information. It also eliminates any magnetic history effect.
Most magnetic storage elements exhibit a sensitivity to the polarity of the
information stored in the preceding write operations. Phase modulated
writing means that every storage location experiences equal numbers of l's
and O's in the preceding write operations.
4.1. PLATED-WIRE TEST SPECIFICATION
A number of tests were performed to enable a detailed test specifica-
tion to be written for the plated wire to be used in the Miniature Spaceborne
Memory. The following is a list of the items investigated:
I. The effect of adjacent plated wires on operating parameters.
2. The variation of item 1 as a function of word strap width.
3. The variation of item 1 as a function of the type of adjacent wire.
4. The operating parameters of various word strap widths and word line
configurations:
a. Two-turn word line solenoids.
b. One-turn word line solenoids.
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c. Half-turn word line with a copper ground plane return.
d. Half-turn word line with an aluminum ground plane return.
Each of the word line configurations was tested using both copper word
straps and copper clad mu-metal word straps. The tests were conducted in
two phases:
Phase I - Items 1 through 4 a using the two-turn word line solenoid
for all tests.
Phase II - Items 4 b through 4 d.
4.1.1. PHASE I
Introduction
Two evaluation planes were prepared for testing. Both planes used
0.015 inch centers on the plated wires. One plane (EP 1) contained copper
word lines 0.0013 inch thick. The other plane (EP 2) had word lines made of
mu-metal 0.001 inch thick plated with 0.0008 inch of copper. Each plane
had six sets of word lines with three word lines per set. Only three of
these sets were used for the tests. Each word line consisted of two turns.
The space between the two turns was 0.005 inch and the center to center
spacing was 0.045 inch. The sets tested are as listed below:
Set Number Guard Band (space between word lines)
4 0.018 inch
5 0.014 inch
6 0.010 inch
The plated wires used for the tests were wires that were in the "accept"
category from another requirement.
To evaluate the items being investigated, data was taken on the follow-
ing parameters:
Iwp - Word current necessary to write
Iw d - Word current necessary to destroy
Iw a - Adjacent bit disturb word current
Eo - Single write disturbed output after an entire pulse
program.
I. Iwp and Iwd:
The program used for Iwp and Iwd is shown in the following
figure:
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Iw
Write
_DRO
(iO)
Cead! NDRO
I (512)
Read
2
>
f
I B = + 35 ma
Iw = Variable
3O
Iw
IB
Numbers in parentheses indicate the number of times that
function is performed per program.
Program is repeated with opposite polarity bit currents.
Iwp is found by observing the output voltage due to Read 1
while increasing lw from a value much less than lWp until the
bit under test just starts to write, then lw = Iwp.
Iw d is found by comparing the output voltages due to Read 1
and Read 2 while increasing Iw. When the peak of the output
voltages begin to separate, then Iw = Iw d.
2. Iwa :
The program used to determine Iw a is shown below.
Iw4
It.....Er
-ii-IJ
IB2
Right A.B.H.
(512)
B.U.T.H.
(512)
II...... t I I
L.t¢.
Iwl
PRO
(I0)
IwI
Read
1
Iw3 lw I
Left A.B.D.
(512)
Read
2
f
.A.B.H. - Adjacent bit history.
B.U.T.H. - Bit under test history.
S.W. - Single write.
A.B.D. - Adjacent bit disturb.
Numbers in parentheses indicate the number of times that
function is performed per program.
Program is repeated with opposite polarity bit current.
Current Amplitudes: Iw2, Iw4 = 1.05 Iw (nom.)
Iwl = 0.95 Iw (nom.)
Iw3 = variable
I B1 = 37 ma
I B2 = 33 ma
The method used to find Iw a is as follows: Observe the output
voltages due to Read 1 (Eol) and Read 2 (Eo2). Increase Iw 3
until Eo 2 = 0.75 Eol. Then Iw3 = Iwa.
Eout:
The program used to find the single write disturbed output
voltage is shown below. Only one adjacent bit disturb is used
since the Miniature Spaceborne Memory is a sequentially ad-
dressed buffer memory.
IBI
!
1.....h
I.... I
Ig2
_eft A.B.ii.
(5t2)
! I
:(k
B.U .T .H.
(512
Right
A.B.H.
(512)
Iw lwl
1II....b
!
I
S. N)RO
(lO)
Iwl
Read
I
Iw311Wl
l
A£ read:
2
NDRO
( 1024 )
tWl
II.
f
f
Read
3
Numbers in parentheses indicate the number of times that
function is performed per program.
Program is repeated for opposite bit current polarities.
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I
Current Amplitudes: Iwl - 0.95 Iw (nom.) I
Iw2 = Iw 3 = Iw4 = 1.05 Iw (nom.)
IB1 = 37 ma
I
I B2 = 33 ma I
The output voltages were recorded at Read 1, 2 and 3.
II
The current shapes and timing for all pulses were as shown I
below:
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A rise time of 40 nanoseconds was used for alI readout word
currents.
Procedure
Plated wires were selected from a group that was of good quality and
had low sensitivity to twist. Plane EP1 was checked for noise with a copper
wire. With a rise time equal to 40 nanoseconds, a current amplitude of 800
milliamperes, and using word line set number 4, the noise was 0.5 millivolt.
Current amplitude variations were performed with decibel pads. These pads
had a 0 to ll decibel range variable in O.1 decibel steps.
Part 1. Load plane EP1 with test wire (T.W.).
Using word line set number 4:
a. Find Iwp and Iw d.
b. Load adjacent wire number 1 and repeat step a.
Ct Load adjacent wire number 2 and repeat step a.
Continue until Iwp and Iw d reach an asymptotic con-
dition.
32
Repeat steps a, b, c, for word line set number5 and set
number6.
........©© ® ©©
Repeat steps a, b, c, for EP 2 word line set number 5.
Part 2. Using Plane EP1 and the required number of fill wires as
found in Part 1, perform the following test on five test
wires:
a. Find Iwp and Iwd.
b. Calculate Iw (nom.) = 1.15 Iwp (average).
c. Find adjacent bit disturb current.
d. Find Eout.
e. Repeat steps a through d for word lines set number 5
and set number 6.
Part 3. Repeat Part 2 on plane EP2.
Part 4. To investigate further the effects of adjacent wires,
perform the following test on Plane EP2:
a. Find Iwp and Iwd on test wire number 1.
b. Remove adjacent wire and repeat step a.
c. Place "Kovar" wire in adjacent groove and repeat
step a.
d. Replace "Kovar" wire with original plated wire.
e. Repeat steps a through d on test wires number 2
through number 5.
f. Change wires to Plane EP1 and repeat steps a through
e.
As a regular part of the test procedure, the testing system was cali-
brated every morning before beginning tests and every evening after complet-
ing tests to ensure no drifting of the equipment. Also, current amplitudes
were checked before and after each test.
Results
Part 1. The effect of adjacent wires on Iwp and Iwd for the three
sets of word lines on EP1 is shown in Figure 4-5. These
curves indicate the same basic changes occur for each
size, for example, an increase of operating parameters
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with the addition of adjacent wires. The asymptotic
values of Iwp and Iwd occurred at about the same number
for each set - eight wires on both sides of the test
wire. Table 4-1 tabulates the results.
Table 4-1
Word Line
Set No.
4
5
6
Percent Chanqe
IWp IWd
+28.0 +32.8
+25.4 +28.6
+23.4 +28.6
Nominal Operatin 9 Current
and Range (ma)
No Adjacent Asymptotic
Wires Condition
366 ± 17.5%
370 ± 17.6%
379 ± 16.1%
486 ± 15.6%
506 ± 16.0%
538 ± 15.7%
Percent
Change
in
Nominal
Current
+32.8
+36.8
+42.0
The followin 9 two thinqs are evident from Table 4-1:
I. the operating range decreases with the addition of
adjacent wires, and
2. the chanqe in the nominal current increased the most
for set number 6 (the widest word line width).
Figure 4-6 compares the results of the adjacent-wires
test on EP 1 and EP2 usin9 word line set number 5. The
results of EP 2 indicate an asymptotic condition at about
the same number of wires as EP 1. The chanqes are slightly
different and are summarized in Table 4-2.
z auie 4-2
Plane
EPI
EP2
Percent Change
Iwp Iwd
+25.4 +28.6
+39.0 +25.8
Nominal Operatin 9 Current
and Range (ma)
No Adjacent Asymptotic
Wires Condition
370 ± 17.6%
278 ± 16.5%
506 ± 16.0%
364 ± 11.5%
Percent
Change
in
Nominal
Current
36.8
31.0
Table 4-2 and Figure 4-6 show that the chanqes which occur
because of adjacent wires are not too different between
EP 1 and EP2. The only disaqreement is in the change in
Iwp. This, in turn, caused a bi 9 different in the operat-
in 9 ranges at the asymptotic condition.
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Part 2. The results of Part 2 are plotted in Figure 4-7. From
the curves it can be seen that set number 6 had the best
overall operating conditions. The output increased with
increasing word strap width while the operating range was
about the same for each word strap set. The operating
range is defined as
I D
Iw (nominal) + -- x 100 percent
- Iw (nom.)
where Iw (nominal) = Iwp + I D and I D = 2
Iwd - IwP
Part 3.
An unexpected result was the fact that Iw a _ Iwp. Further
investigation of the effects of adjacent bit current showed
that three out of the five bits tested lost 50 percent or
less of their peak output voltages when the current was
increased to two and one-half times Iw a. The other two
bits lost between 75 and 100 percent. This effect was
probably due to a lack of history on one side of the test
bit.
The disturbed output voltage (Eou t) in all cases was equal
to the undisturbed output voltage.
The results of Part 3 are plotted in Figure 4-8. As was
expected, the operating currents were lower due to the
mu-metal word lines. The operating range was about the
same as on EPI and relatively constant for the three sets
of word straps.
Of particular significance was the high amplitude of Iw a.
Indications from these tests are that bit densities could
be increased significantly without adjacent bit disturb
between EP 1 and EP2 for word line set number 5 is in
Table 4-3.
Table 4-3
Plane
EP1
EP2
lw lwd lwa
(ma_ (ma) (ma)
435 560 428
300 384 845
Operating
Ran9e (%)
+- 12.5
± 12.5
Eout peak-
peak (my)
10.5
10.8
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Part 4.
The operating parameters for EP2 are approximately 30
percent lower than EP1 while holding the same operating
range and output voltages. The nominal operating current
of these wires for a single-turn word line is about 720
milliamperes with no adjacent wires and about 930 milli-
amperes with adjacent grooves filled with wires. There-
fore, the nominal operating current was decreased approxi-
mately 46 percent with a two-turn copper word line and
about 68 percent with a two-turn mu-metal word line.
Table 4-4 shows typical results of the test comparing
the use of Kovar wire in the adjacent groove to plated
wire or an empty groove.
Table 4-4
Contents of
Adjacent Groove
Plated Wire
Empty
Kovar Wire
Iwp (ma)
EP l EP2
410 281
386 271
414 281
Iwd (ma)
EPI EP2
549 357
522 345
555 357
In all cases the effects on Plane EP 1 were greater than
EP2. Also, in Plane EP2 the parameters Iwp and Iwd were
always the same with a plated wire as with a Kovar wire.
This indicates a strong possibility of eliminating the
effect of variation in drive fields due to copper return
wires in the memory planes. This could be accomplished
by replacing copper with a magnetic wire which would not
produce an output signal.
Conclusions of Phase I
The results have indicated that the widest word strap tested is suitable
for the Miniature Spaceborne Memory requirement. The signal output voltages
can be specified to be a minimum of ±5 millivolts with nominal word currents
at about 530 milliamperes. The operating range of a particular set of bits
was ±12.5 percent, thereby making a word current tolerance of ±5 percent a
realistic figure toward giving reasonable yields of plated wire.
These tests have shown that copper plated mu-metal word lines decrease
operating currents, decrease the effect of adjacent bit disturb in random
access stores, and increase the uniformity of operating parameters with
varying tolerances in the mechanical fabrication of the planes.
The tests with the Kovar wire show that a 5-mil beryllium-copper wire
plated with Kovar will provide the desired magnetic characteristics, no out-
put signal and no change in operating currents for adjacent wires. This
4O
provides the exact resistance needed to function as the sense amplifier
return wire for transient common mode signal rejection.
The copper plated nickel-iron alloy word lines have been found to be
entirely satisfactory. Since this nickel-iron alloy etches faster than the
copper, care is required to prevent undercutting. This is done by using a
ferric chloride etchant and controlling the etching time.
4.1.2. PHASE II
The investigation of other word line configurations was instigated by
a number of factors. A plane using a one-turn word line solenoid is easier
to fabricate. Using mu-metal word lines would keep the current requirements
in the range of the word-current circuit design. One step further toward
easier plane fabrication would be the use of a half-turn word line with a
ground plane return. Test results have indicated that adjacent wire noise
coupling could also be minimized by using the ground plane return configura-
tion.
Introduction
Four evaluation planes were prepared to perform the tests. The required
number of fill wires as found in Phase I, Part 1, were loaded into each
plane. EP1 and EP 2 each contained six sets of single-turn word line sole-
noids. EP3 consisted of a 3-ounce copper ground plane with twelve sets of
half-turn word lines. Six sets were copper and the other six sets were copper
and mu-metal as on EP2. EP4 was the same as EP 3 except that the ground plane
was made of aluminum 0.005 inch thick. There were three word lines of the
same width in each set and all word lines were on a center-to-center spacing
of 0.045 inch. The nominal width of each set is listed below. Deviations
from the nominal were about ±3 percent.
Set Number Width (inches)
1
2
3
4
5
6
0 013
0 017
0 02i
0 025
0 030
0 035
Procedure
The procedure used in Phase II was the same as for Item 4b of Phase I
except for the following variations:
. In the program for the Iwa a left adjacent bit history was
added. This function was repeated 512 times. The word-current
amplitude was the same as Iw 4.
2. In the program for Eou t, the function A.B.D. was repeated 512
times.
3. Output volta9es were recorded with the Eou t pro9ram as listed:
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.Results
Eo l - Read 1
Eo 2 - Read 3
Eo 3 - Read 2 with the A.B.D. function
repeated 10 7 times.
Data was taken on word strap sets numbers 3 through 6 on EP 3
and EP 4 and on sets numbers 2 through 6 on EP 1 and EP2.
1. One-turn word line solenoids.
The results of this test are plotted in the Figures 4-9 and
4-10. These curves show that the changes in parameters as a
function of word strap width are basically linear. The dip
in the output voltage for set number 6, Figure 4-10, might be
caused by the narrow guard band between word straps allowing
the history pulses to write more flux than the single write
function can reverse. A comparison of the shapes of Iwp and
Iw (nominal) shows that between sets number 2 and number 6
there is a change of 22 percent with the copper word lines
and 16 percent with the mu-metal word lines.
The slope of Iwd is greater than the slope of lwp in both fig-
ures. This might be caused by the uniformity of word field
and the method of finding Iw d.
Table 4-5 shows a comparison of set number 5 for EP1 and EP2.
Table 4-5
Plane
EPI
EP 2
Iw
(ma_
796
450
IWd
(ma)
1145
620
Iwa
(ma)
1170
1900
Operating
Range (%)
-+18
+16
Eout
(mv)
10.5
9.6
Table 4-5 indicates the advantages of using mu-metal word
lines. The operating currents are lower, there is no effect
from A.B.D., the operating range is about the same and output
voltages are equivalent.
A comparison of these results with those using two-turn word
lines shows the following:
a. Current amplitudes increased by an expected factor of
about 1.6 to 1.8.
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b. The slopes of the curves were greater. Again, this might
be caused by the word field differences in uniformity.
c. Output voltages were slightly lower which was probably
due to the addition o£ left A.B.H.
d° Iw a for the upper lines was much higher which was also
due to the addition of left A.B.H. combined with the
method of defining Iwa.
e. The operating range was wider due to the greater slope of
Iwd.
2. Half-turn word lines, copper ground plane (EP 3)
The results of these tests are plotted in Figures 4-11 and
4-12. In general, the performance of the plated wire using
EP 3 was not as good as that using EP1 or EP 2. Variations of
the parameters with word strap width were not as smooth. As
before, the mu-metal word lines showed operating advantages
over the copper word lines. A comparison is shown in Table
4-6 for set number 5.
Table 4-6
IWp Iwd IWa OperatingWord Lines
(ma_ (ma) (ma) Range (%)
Copper 1320 >1800 1120 ±17.5
Mu-metal 705 1030 715 ±18.8
EOUtl
(mv)
2O
12
The high outputs (Eo 1) with copper word lines is an indication
of the word field spreading which occurs when using the copper
ground plane return. This is further exhibited by the effect
on Eo 2 and the complete reversal of Eo 3. The mu-metal word
lines tend to confine the field and the effect on Eo 2 and Eo 3
is less severe.
On both figures Iwa is nearly equal to or is less than Iwp.
Because of this, the A.B.D. was able to decrease or reverse
the flux written in the B.U.T. However, indications are that
this was the result of field spreading and not involved with
the creep phenomenon.
3. Half-turn word lines, aluminum ground plane (EP4)
The results of this test are plotted in Figures 4-13 and 4-14.
Iwa and Eo3 measurements were omitted from these tests.because
they are not applicable to this sequential buffer memory.
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The results of the tests on EP 4 were expected to be similar
to those on EP 3. However, both the current amplitudes and
output voltages were lower, but the difference between Eol
and Eo 2 was much less. Also, the overall performance of EP 4
looked better. A comparison between copper and mu-metal word
lines (EP 4) set number 5 is in Table 4-7.
Table 4-7
Word Lines
Copper
Mu-metal
IWp Iwd Operating
(ma) (ma) Range (%)
1045 1400 ±14.5
705 970 ±14.6
Eoutl
(my)
Conclusion
The table of operating parameters is reproduced below for reasons of an
overall comparison.
Table 4-8
Plane
EPI
EP2
EPI
EP2
EP3
EP 4
Word Line*
2 TC
2TMM
1 TC
1 TMM
TC
_r MM
Iw
(ma_
435
300
796
450
1320
705
1045
705
lwd
(ma)
560
384
1145
520
>1800
1030
1400
970
Iwa
(ma)
428
845
1170
>900
1120
715
a
Operating
Range (%)
A12.5
±12.5
+18.0
+16.0
±17.5
±18.8
±14.5
±14.6
Eoutl
(my)
10.5
10.8
10.5
9.6
20.0
12.0
6.9
6.0
*T = Turns, C = Copper, MM = Mu-metal
The curves plotted in Figures 4-7 through 4-14 and the results listed
in Table 4-8 show that the best overall performance of the plated wire is
attained using the two-turn mu-metal solenoid word lines. However, because
of memory considerations, the ground plane configuration is more desirable.
On either EP3 or EP4, the mu-metal word lines required current amplitudes
in a reasonable range and allowed operation with wider word straps than the
copper word lines. EP3 had wider operating ranges and higher output voltages,
but appeared more susceptible to word field spreading than EP 4.
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The memory planes will be made of 5-mil thick aluminum sheets bonded
to an aluminum honeycomb core. This frame serves as the structural support
and the electrical ground for the memory.
4.2. CORROSION PROTECTION OF PLATED WIRES
Protective overplating, usin 9 tin, gold and rhodium, was tried to pro-
tect the magnetic film from corrosion. It was found that the protective
coating tends to be damaged by contact with the mercury cups used to make
electrical contact with the wires during manufacture. It was also found
that a pinhole-free coating was imperative, and that coating sufficiently
thick to be free of pinholes reduced the magnetic output of the wires.
Damaged or pin-holed coating proved to produce more corrosion in wires than
was seen in uncoated wires.
A study of various methods of cleaning showed that if the wires are
wiped with alcohol-soaked tissues, the Nickel-Iron magnetic film possesses,
by itself, sufficient corrosion resistance when used inside the H-film-
teflon-tunnel structure. Wires cleaned in this manner resisted corrosion
successfully after an exposure of 1417 hours to a q5°C and 85 percent rela-
tive humidity atmosphere. The conclusion is that there should be no corro-
sion problems provided the wires are properly cleaned.
Refer to Appendix IV for a detailed discussion of methods which were
tried to provide corrosion protection of plated-wire memory elements.
4.3. LIFE TESTS
Life tests have been conducted on the UNIVAC plated-wire memory element
at elevated temperatures and under simulated and actual operating conditions.
These tests indicate that the magnetic characteristics of the plated wire
are stable as manufactured. Under certain conditions, never experienced in
a memory, the values of Hk (the anisotropy field) and Hc (the wall motion
coercive force) will drop.
Two memory planes, containin 9 768 bits each, were installed in a small
buffer memory system. The planes were operated continuously for more than
a thousand hours each at a temperature of 75°C to 80oc. The allowable vari-
ations of the operating currents for error-free operation were essentially
unchanged. The duty factor of the word drive current (which generates the
transverse drive field) was 2.6 x 10 -5 . This is ten times larger than the
maximum continuous duty factor in the 1.4 x 106 bit memory, 2.7 x 10-6. The
lO00-hour tests were therefore rou9hly equivalent to 10,000 hours of actual
operation because of this duty factor.
Life tests conducted under simulated operating conditions have shown
the following:
, Changes in magnetic properties occur only when dc transverse
drive fields are applied in conjunction with high temperatures.
2. DC transverse drive fields or high temperatures applied sepa-
rately do not cause changes.
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3. The temperature needs to be +55°C to +60°C or higher to ob-
serve these changes.
,
Pulsed transverse drive fields of 10 percent duty-factor and
+80oc temperatures have not caused changes after 350 hours
whereas different sections of these same wires subjected to
dc fields have had measurable changes in 16 hours.
1 Magnetic annealing of the plated wires prevent changes in
magnetic properties even with dc fields and high temperature
applied.
Conclusions
A. A change in transverse-field duty factor from 100 percent to
10 percent extends the life more than 20:1.
B. The operating life tests and conclusion A indicate that mag-
netic annealing is not needed for any memory with duty factor
less than 10 percent and continuous temperature of +80°C and
less.
Actions beinq taken
Additional life tests will be made under operating conditions with
duty factors at least ten times larger than those actually encountered.
It is planned to accumulate 40 x 10 o memory element-hours of life test over
a 14-week period. This life test will be performed using a memory plane
built like the final design and containing approximately lO,O00 memory ele-
ments that have not been magnetically annealed and another 10,000 memory
elements that have been magnetically annealed. The elapsed time of 2000
hours that is planned should be roughly equivalent to 20,000 hours of actual
life because the duty factor of the word drive field will be ten times
greater than the operating condition. This then approximates 2.3 years.
It is planned to magnetically anneal all wires in the engineering model mem-
ory until more data becomes available to review the decision.
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SECTION 5
MEMORY PACKAGING AND INTERCONNECTIONS
The contract requires that it be conclusively shown that the 2.8 x
lO-6-bit memory could be packaged into a Nimbus box 6 inches by 8 inches by
13 inches. The engineering model to be built during phase II will be a
1.4 x 106-bit half-memory. The two halves making up the full memory are
electrically and physically independent. Therefore the goal is to show
that the half-memory will fit into a box 6 inches by 4 inches by 13 inches.
The proposed circuit packaging for a maximum density is relatively
well known, and designs and calculations only will be used to show the
volume required. The memory stack design is, relatively speaking, much
newer, and it was decided to make the stack design in final size. There-
fore all the packaging design work in phase I was concerned with the selec-
tion of materials and fabrication techniques for the memory stack.
5.1. PACKAGING SUMMARY
Phase I of the contract was completed as scheduled; the following
milestones were satisfactorily completed:
i. Materials were evaluated and selected for utilization in the pro-
gram.
2. The memory planes and stack were designed and developed with re-
spect to the environmental requirements presented in the state-
ment of work.
3. Applicable drawings were prepared to reflect the final design.
4. One operating memory frame was fabricated to reflect the tentative
design for the entire package.
5. A mock-up of one-third of the 1.4-million-bit memory stack was
fabricated; this mock-up reflects the entire stack configuration.
6. A materials report was published describing the results obtained
from tests performed on materials to be utilized in the end prod-
uct.
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5.2. HYBRID CIRCUITS
Five circuits that are used in reasonable quantity (85 percent of
total circuits) were designed and are being built in hybrid form. The
low-level switch matrix P-HC-03 uses chip semiconductors and thin-film
(tantalum or nichrome) resistors. Six switches are mounted in one 0.25-
inch-by-O.25-inch flat pack.
The other circuits use discrete cased semiconductors and screened
ceramic resistors. To minimize cost, these circuits were not made in their
smallest size and use discrete cased semiconductors in place of chips.
The objective of this approach is to show that all circuits will work
satisfactorily in this construction. A future change for packaging a
prototype in minimum volume would use chip semiconductors in place of the
discrete cased units. No electrical redesign would be needed since no
changes would have been made affecting the performance. Specifications for
these circuits are given in appendix III.
5.3. GLOSSARY
Word Drive Line: A strip of printed wiring bonded to a sheet of
Kapton* film. The word line material is copper-plated shield Mu.
fiord Line Overlay: The group of parallel word lines attached to the
base material (Kapton).
Plated Wire Carrier: A composite film containing tunnels for housing
plated wires. The carrier is composed of Kapton/Type H F film.
Word Line Solenoid: The assembly of the word line overlay bonded to
the plated-wire carrier. These units are bonded in such a way as to
enable the parallel word lines to cross the parallel tunnels in the
plated-wire carrier at right angles. The two units are bonded togeth-
er with a film adhesive in a thermal press and thus produce the re-
quired solenoid.
Plated Wire: A beryllium copper wire with a magnetic plating.
Memory Plane: A laminated structure composed of a word line solenoid
bonded to a copper or aluminum alloy ground plane. Plated wires are
contained in the plated-wire carrier to complete the assembly.
One bit of information can be stored at each intersection of a word
line and a plated wire. This means that the bit capability of any
plane is simply the number of word lines times the number of plated
wires (assuming every word line crosses every plated wire).
*Kapton-DuPont Registered Trademark
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Memory Stack: A group of interconnected memory frames. Plated wires
which are parallel to and adjacent to each other in adjacent frames
are connected electrically. This provides for a series of parallel
wires passing through each frame of the entire stack.
Memory Frame: h combination of two memory planes, one mounted on
each side of a ground plane. The plated wire side of the memory
plane is bonded to the surface of the ground plane. The metal plane
described under heading 5.8 is the structural support of the memory
frame. The ground plane is a laminated honeycomb structure. The
structure provides a stiff support for the memory and is light weight,
thus compatible with spacecraft design.
Basic Testable Element: An element which combines a memory frame
with a structural spacer. The spacer also serves to support the tran-
sition strip utilized for outer-frame plated wire connections. This
assembly is the one which will be subjected to the life-test environ-
ment and which will provide the necessary life-test data needed to
satisfy the contract.
5.4. MECHANICAL DESIGN
5.4.1. THE DESIGN CRITERIA APPLICABLE TO A MEMORY PLANE
The following is a list of design criteria applicable to various
components and materials:
1. Bit capacity: 69,120
2. Word drive lines: 98 (including 2 spares)
3. Plated wires: 730 (including 10 dummies and 80
return wires)
4. Word drive line construction
Material:
Nominal Dimensions:
Configuration:
Copper-plated shield Mu 30
+000
.034 -003 on 0.44 centers
Half-turn word line
5. Switches on plane: 4 (each consists of transistor and
resistor)
6. Diodes: 120 (supplied 5 in a molded module
[24 required] ).
It should be noted that the basic testable element in the memory is
the memory frame. To form a testable element, the plated wire is pre-
formed into a hairpin configuration and fed into both memory planes simul-
taneously.
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5.4.2. ENVIRONMENTALDESIGN CRITERIA
The following is a list of the applicable operating environments which
the memory design reflects, to satisfy the contract requirements:
1. Temperature. The memory shall be capable of nondegraded
performance over the temperature range of minus
(-) 20°C to plus (+) 80°C. It shal_ survive
storage temperature of plus (+) 150 C for 48
hours.
2. Vacuum.
3. Humidity.
The memory shall be designed to operate un-
sealed under conditions of near Earth or inter-
planetary-space environment at pressures of
10 -11 mm of H or less.
g
The memory shall be designed to operate under
conditions of relative humidity up to 100
percent with the resulting condensation of
water or frost.
4. Vibration. The design of the memory shall be such that a
packaged prototype will operate through the
launch environment. The required vibration is
specified in the enclosed environmental speci-
fication.
5. Test Environment. Since a prototype of this memory will be used
in the laboratory and tested there and in a
spacecraft by many different types of personnel,
it is important that protection be provided
in case of accidental shorting of exposed con-
nections. This feature shall be demonstrated
in the 1.4 x lO-6-bit model.
5.4.3. MECHANICAL CONFIGURATION OF ENTIRE MEMORY PACKAGE
Appendix V, "Materials Report Number i", contains a drawing, "Memory
Stack, SK I006" which describes the external configuration and also the
areas allotted for the various subassemblies within the package.
A tentative selection of all materials to be utilized on this program
has been accomplished. These materials have been selected because of their
capability to meet the mechanical and electrical requirements of this pack-
age. A complete report with respect to the materials selected is contained
in Appendix V, designated "Materials Report Number 1". The estimated weight
of a prototype memory system of 2.8 x 106 bits is 35 to 37 pounds.
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5.5. MEMORYFRAME DETAIL
Figure 5-1 reflects the overall configuration of the memory frame.
The assembled unit consists basically of a ground plane with memory sole-
noids bonded to each side.
The ground plane is a laminated structure consisting of copper surfaces,
aluminum alloy frame and aluminum alloy honeycomb bonded together with a
glass cloth reinforced film adhesive. The ground is bonded at 350°F, 200
psi, for a duration o£ 1 hour. This results in a light-weight, rigid,
flat-surfaced support for the word line solenoids.
The word line solenoids (2 required) are prefabricated and bonded to
the ground plane with a film adhesive. Subsequent assembly consists of
placing the U shaped plated wires into the appropriate tunnels in the plat-
ed wire carrier. The U portion of the plated wire is supported and pro-
tected by a molded comb which is bonded along the side of the frame. The
A and B switch electronic parts are then assembled and soldered in place.
Referring to Figure 5-2, the B switches, consisting of a transistor and
resistor for each switch, are evident on the top frame of the stack. At
the opposite end of the word drive lines, one diode network can be seen
assembled and soldered to the appropriate word lines.
5.6. MEMORY STACK
Figure 5-2 depicts one-third of the total 1.4-million-bit memory
stack. This figure was taken of a conceptual model closely approximating
the final configuration. It can be seen that the individual memory frames
are sandwiched together and interconnections between the frames accomplish-
ed while sandwiched.
Figure 5-3a shows the end of the stack where the A-switch inputs
pass through the diode packages. The figure demonstrates the sandwiched
construction and shows the approximate location of the diode packages.
Figure 5-3b is a view of the B-switch end of the word drive lines. The
eight switches per frame are evident in the figure and the packaging den-
sity at this location can be seen to be very high due to the allowable
external dimension of the package.
Figure 5-4a shows the edges of the frames with a section of combs
in place. These combs protect and support the U-shaped plated wire. Fig-
ure 5-4b demonstrates the connection technique utilized to provide a con-
tinuous plated wire from frame to frame. The adjacent (frame to frame)
plated wires are soldered to formed transition strips bonded to the stack
spacers (located between memory frames). The transition strip contains
flexible printed wires located on center lines spaced at O.O15-inch inter-
vals along the edge of the planes. The plated wires are therefore soldered
to these pads to complete the assembly.
Figure 5-5 is an assembly drawing (SKAP1087) of the Plane Assembly.
This drawing provides further details of the memory frame assembly.
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Figure 5-3. Miniature Spaceborne Memory Stack (end views) 
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SECTION 6
NEW TECHNOLOGY REPORT
UNIVAC Research Operations
Blue Bell, Pa.
Under Contract to NASA Goddard Space Flight Center
NAS5-951 8
Report No. I
July 1965
Problem: To provide a means of obtaining the proper information from the
memory when a balanced bit-sense matrix is ei_@loyed_
Solution: The polarity of the information is made dependent upon the half
of the balanced bit-sense matrix through which the information passes_ A
transformer is used at the output of the bit driver so that the appropriate
polarity reversal of the information is obtained.
How it is done: The bit-sense matrix selects the plated wire from which
information is to be read during a read cycle or into which the information
is to be written during a write cycle. The bat-sense matrix is comprised
of a group of transistor switches° There is one such switch in for every
plated wire and dummy wire. Normally, these switches present a high imped--
ance. During a read cycle one of the switches in series with a plated wire
is turned on to a low impedance so that the read signal from the plated wire
is connected to one side of the differential _mplifier which is the first
section of the read amplifier. A dmmTL_ wire is cor_uected to the other side
of the differential mmplifier such that rejection of common mode noise is
obtained. There is, however, some noise which can couple through the
capacitance of the matrix switches which are off. The balanced bit-sense
matrix is used to provide cancellation of this noise, the number of
switches connected to each side of the differential amplifier, which is
the first stage of the read amplifier, being made equal. When a plated
wire on one side of the matrix is selected, the dummy wire on the other
side is used by turning on its matrix switch.
The problem that arises with the balanced bit-sense matrix is that if the
same information is represented by the same polarity of signal on both sides
of the balanced matrix, the read amplifier will detect the information
differently for the different sides of the matrix. One solution to this
problem would be to reverse the im/'ormation coming from one side of the
matrix after it has been detected. The use of zhe transformer at the
output of the bit driver, however, writes the information in such a manner
that it will be detected properly such tha_ no additional circuitry is
necessary to reverse the information.
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How it is done: (Con't)
The polarity of the signal stored in a plated wire is dependent upon the
p_larity of the bit current. Thus, a positive bit current will write one
polarity and a negative bit current will write the opposite polarity. The
information to be written is determined by which bit driver transistor
switch ($I or $2) is closed. Closing one of the switches will cause a
positive current to flow to one side of the matrix and a negative current
to the other because of the transformer action. Therefore, closing one
of the switches will write the same information with opposite polarities
through the different halves of the matrix and the information will be
detected correctly by the read amplifier.
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Under contract to NASAGoddardSpace Flight Center
NAS5-9518
July 1965
Report Me. 2
Diode-Transistor Bidirectional Switch
D!
÷V
+v
Problem: To preserve the source impedance of a pulse source as it passes
through a solid state switch when the source impedance is much lower than
the load impedance.
Solution: An additional path for current flow _ provided during the
trailing edge of the pulse.
How it is done: During the leading edge and flat top portions of the input
pulse _ conducts connecting the output to ?V. During the trailing edge of
the pulse, DI conducts maintainimg a low driving impedance for the load
allowing a fast fall time. The select pulse permits the input to pass
through the switch to the load.
Notes: The circuit is particularly applicable in low power applications.
j_
E. N. Schwartz
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July 1965
Problem: To enable the use of reed switches for an inexpensive selection
scheme in the testing of magnetic elements in spite of the extraneous
magnetic fields of the reed switch coils.
Solution: The radiated magnetic field was reduced in two ways by adding
a magnetic shield to the reed relay package.
How it is done: Before the reed relay units are packaged, a magnetic
shield is inserted which accomplishes two purposes. It atte_uatesthe
magnetic field and makes the coil more efficient allowing a reduction
in the coil voltage rating.
Notes: In this particular application the external magnetic field was
reduced 16 to I.
°
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Adjustable Counter
BINARY
COUNTER
RESET
TO ZERO
Problem: To provide a binary counter which can be made variable in length
by means of selector switches.
Solution: A "clear" pulse is generated at a binary count predetermined by
a bank of switches. This pulse resets the counter to zero when the counter
reaches the last desired count.
How it is done: A gate for each binary output is controlled by means of a
switch. The gates are selected by opening the selector switches. When the
output of every stage that has been selected is present, a clear pulse is
generated resetting the counter to zero.
Notes: The counter will count until the weight of the counter equals the
weight of the switches. Thus, for a six stage counter, the counter will
count up to a maximum of 63.
E. N. Schwartz
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Low Power Ring Counter Drives High Level Loads
Problem: To design a ring counter which dissipates very low power in standby
conditions, yet can drive high-current loads on a low duty-factor basis.
Solution: A counter was designed using complementary transistors so that in
the one selected stage, both transistors are conducting, while the transistors
of the other stages are all cut off. The two transistors in the selected stage
carry a very low holding current, so that the standby dissipation is small.
When high level drive capabilities are required, the holding current is aug-
mented by a pulse of higher current without changing the state of the counter.
How it is done: In a counter stage, transistors _ and Q2 form a variation
of a silicon controlled switch. Once the pair has been turned on by a pulse
of current into the base of Q2, they will remain saturated as long as current
is flowing through the emitter of QI- When this holding current is removed,
both transistors turn off. "While a stage is on, the amplitude of this holding
current may be varied over a very wide range without changing the state of
the transistors.
A ring counter is made of a number of stages interconnected as shown. By
capacitively coupling the output of one stage to the input of the next, the
positive-goingwavefront of a stage turning off serves to turn on the follow-
ing one. Counter operation is initiated by pulsing the Reset circuit. This
turns on the first stage and turns off any other which might be on. Holding
current then flows through RI ar_ the Common Anode Line into the first stage.
The counter is stepped by momentarily turning on Q3, thus shunting the hold-
ing current. This causes the first stage to turn off and the second to turn
on.
Two types of high current loads may be driven from the counter stage. The
first, connected to Output I, accepts current. The second, connected to
Output 2, supplies current. Drive capability for both types is provided
by pulsing the High Level Drive circuit. This supplements the holding
current to the extent required by the load. Since this high level capability
is required for very short times, the average dissipation is low.
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Note'. A ring counter requires one stage per count, in contrast to a binary
counter in which _ stages provide a count of 2n. In order to cut down on
the number of ring counter stages required to achieve a high count, it is
possible to use two-dlmensional matrix selection. In this technique, two
ring counters are used with the product of the numbers of their stages
equalling the required co_mt. The counters are arranged so that each time
one counter steps through all its stages, the second counter is stepped
once. Thus, by the time the second counter has stepped through all of its
stages, the number of distinct combination achieved is equal to the product
of the counters' stages.
R. Mosenkis
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NDRO Memory Word Current Regulation Eased
Problem: To ease the task of regulating the word current _n a non-destructive
readout fi]m memorywithout sacrificing readout signal amplitude.
Solution: Generate a word current pulse with a slow leading edge and fast
trailing edge. Read (sense) on the trailing edge.
How it is done: Since the word drive line is inductive, the rise time of
the word current can be controlled by limiting the voltage from which the
current is driven. Slowing the rise time will eliminate over shoot and
ringing problems which add to the word current tolerance.
Notes: I. By using a lower supply voltage to drive the word current,
power dissipation is reduced.
2, The full time of the word current can be made fast, so
that readout amplitude is not sacrificed. When reading
on the leadiz_ edge of the word current pulse, the sensed
signal amplitude is strongly dependent on the waveshape
of the last portion of the rise. Due tc the reactive
nature of the word lines, it is difficult to control this
portion. On the other hand, when sensing on the trailing
edge, the initial portion of the fall of word current is
significant in determining the outHat signal amplitude.
This is also the easier portionoC the fall to control.
R. Nosenkis
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°
Low-Storage Transistor Switch
Problem: To limit storage time in a hlgh-current saturating transistor switch.
Solution: Use another transistor to clean up the excess base current in the
switch.
...... _3 _ ,_t _ _ _i_it operation _til Qi _"
turned off. Uhen the potential at the collector of I_ rises, it turns Q2off
and Q3 on. Since the collector saturation voltage of Q3 is m_ch lower than
the base saturation voltage of Q4' excess base current Is drawn out of Q4,
thus lowering its storage time.
Notes: I. This technique provides a lower impedance cleanup path than
would resistor to a reverse bias. It is useful where Q_
must be driven into saturation either because its dissipation
out of saturation would be excessive or because a tightly-
controlled voltage must be applied across the load.
2. The circuit uses no standby power, _aking it useful in aerospace
application. It may be used in a slngle-supply system.
+V
.I toAD
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Problem: To obtain a gated section of amplification in which the ratio of the
gain when the gate is on to the gain when the gate is off is very large and in
which the noise produced by the gate is very small as compared to the signal
amplitude.
Solution: The section of amplification is comprised of two transistor stages
with very large negative feedback from the second stage to the first. When
the gate signal is applied the negative feedback is eliminated, and the gain
of the section of amplification becomes the product of the gain of the two
common emitter stages.
How it is done: Transistors Qi and Q2 are biased in the linear region, the
bias currents being determined by resistors R2 and R6. Q_ is the transistor
which performs the gating function. When the gate signal-is not applied Q3
is off and presents a very high impedance, and the gain of the section of
amplification is made very small by the large negative feedback from the
emitter of Q2 to the base of QI. The negative feedback is made large by
making the feedback resistor R4 an order of magnitude smaller than F6.
When the gate signal is applied, transistor Q3 presents a low impedance at
the emitter of Q2" The two stage negatiw feedback is essentially eliminated
by makir_ the sa9aration resistance of Q3 an order of magnitude smaller than
the feedback resistor R4. The gain of the section of amplification thereby
becomes the product of the gains of the two common emitter stages. Capacitors
C2 and C3 are made large enough to act as signal bypass capacitors.
The noise generated by the gate transistor Q7 is the emitter offset voltage
of approximately 2 my. This is small as compared to the signals being
amplified so that effective gating is employed.
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Notes: The circuit is used as part of a memory read amplifier. A positive
signal at the bass of _ is to be amplified.' Low transistor bias currents
of 50 ua are employed to provide low power amplification. Complementary
stages of amplification allow large signal outputs. Low gain is necessary
when the gate is off to allow recovery at the low power level from transi-
ents that occur at the beginning of the memory cycle. The noise generated
by the gate is of the polarity to aid the signal a_plification.
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Problem: Produce a pulse magnetic field within the interior of a strip
transmission line. The magnetic field intensity has a fixed amplitude
and must have a very short, approximately 35 x 10-9 sec., rise and fall
time and a duration of 0.3 to 0.4 microseconds. The current required to
produce this magnetic field must be kept as small as possible.
Solution: The strip transmission line is etched copper conductor pairs
or a single line over a ground plane, Use of a 80% nickel iron alloy
in addition to the copper lines will reduce the required current nearly
50%.
How it is done:
I. Laminate the 80% nickel iron alloy to the supporting dielectric.
Trade mark names of appropriate alloys are Shield-mu 30, Conetic AA,
Mumetal, HyMm "80", and others.
2. Copper plate the 80% nickel iron alloy end etch the desired
pattern in the c _osite structure. /
• P/'I / /i/I
• //
80% Ni-Fe
urrent
Plated
Copper
in which the
magnetic field
is desired.
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Notes: The 80% nickel-iron alloy is bonded to Kapton* film with an adhesive
film: The adhesive film is type FNflOAIR from Bloomingdale Rubber Co., Havre
de Grace, Md. The lamination is done at 650 p.s.i., 350°F for one hour. The
surface of the 80% nickel iron alloy is prepared by detergent cleaning and
rinse, etched in ferrichloride, dipped in 25% hydrochloric acid and rinsed
and dried. Approximately O.O001 to 0.0002 inches of material is removed
by the etching step.
The copper is plated in a co_on cyarlde bath. Etch tr_ of the final conductor
pattern is done with Kodak NPR photo resist and ferric chloride etchant.,
*E. Io DuPont Trademark, Kapton Polyimlde Film Type H.
G. A. Fedde
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A. DELAY FLOP - (Monostable Multivibrator, DF)
I. Specifications
a) Triggers on positive wavefront at point C. Wavefront must
have a risetime less than 100 nanoseconds and must have a
positive excursion greater than 2 volts.
b) Input current required - 4 milliamps.
c) Positive output pulse from point A (0 to +6) can supply 8.5
milliamps.
d) Positive going edge at conclusion of output at point E is
used to trigger next delay flop in a chain.
e) Point B is used to discharge point A of preceding delay flop in
a chain.
f) Circuit operates between +4 and _8 volts between -20oc and _85°C.
2. Output wave forms and connections for timing chain
0 c
I NPUT
TO PR.F..VI OU 5 e,
DF
J
e c#
D_" _ DF TO NEXT
OF
Figure 1
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C _ _-6
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BI +6
0
-7 F-
r-
L_
r-
TIM_
Figure 3
Description
QI thru Q3 are all normally off. A positive input at Point C causes
Q3 to conduct. QI .then turns on with its base current supplied thru R8,
C3, R2, CA. QI will remain on until CI is charged sufficiently thru R7 to
cause Q2 to conduct. While Q1 is conducting, Point E is at approximately
+3 volts. When Q2 conducts QI turns off since its base current is diverted
thru Q2. QI was latching Q3 thru RA and when Q1 turns off Q3 goes off.
When Q2 began to conduct Point E went from *3 to +6 and this positive
transition can feed the next delay flop.
B. BUFFER REGISTER (BR)
I. Specifications
a) A positive pulse applied to R9 which is greater than +10 volts
and longer than 100 nanoseconds will cause QI and Q3 to conduct
and Q2 and QA to turn off provided the input to D3 is greater
than *3 volts. The current source supplied from D6 located in
the Information Register and applied to the anode of DI in the
Buffer Register will cause QI and Q3 to conduct and Q2 and Q4 to
turn off provided the input current is applied for 200 nanoseconds.
E. N. Schwartz
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b) Pulsing the cathode of D4 to ground for 100 nanosecondswill
turn on Q2 and Q4 and turn off QI and Q3.
c) The register will operate from _4 to _8 volts between -20oc
and +85oc.
d) Input to R9 is 3/4 milliamp.
e) Output at D5 can supply 1.7 milliamp.
2. Description
The buffer register is a flip-flop consisting of two complementary
pairs connected back to back. This results in a high speed to power ratio
speed up capacitors CI thru C4 help keep the set and reset time low.
+6V _GV
D3 D2
NOTE;
DIODE DI TVPE 'Z58-D2. ALL
OTNEP,_ TYPE 258-DI
Fi_dre 4.
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C. LOW POWER RING COUNTER
I. Specifications
a) Counter advanced once for each input step pulse greater than
100 nanoseconds and less than 500 nanoseconds in width at a
rate of up to 2 megacycles. Required stepping rate is 500 K
C .p.s.
b) Voltage requirements: must operate at +12 V±A% and will
operate between +5 V and +16 V.
c) Recovery from step pulse: 50 nanoseconds
d) Power dissipat°on from +12 volts:
A stage counter
10 stage counter
standby 10.8 mw, 500 KC 3& mw
standby 25 mw, 125 KC 35 mw
e) Output: Each stage supplies complementary outputs with a
drive capability of 1 ma.
f) Capacitive loading. Each output can drive 50 pf without
significantly affecting performance.
g) Above requirements are met between -20oc and t85°C.
2. Description. One stage of the counter is shown in Figure 5. The
stepping circuit provides the optimum amount of energy to the counter
provided that the input to the stepping circuit is greater than 100 nano-
seconds. This makes the counter operation independent of the width of
the stepping pulse.
A high speed-to-power ratio is obtained by using complementary
transistor pairs in place of the conventional collector resistor. Each
counter stage consists of complementary inverters connected back to back.
The emitters of the PNP transistors have a common path to +12 V thru a
150 ohm resistor. Thi resistor improves the stability of the counter.
E. N. Schwartz
Whitpain
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IOPF
R7
1181<
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During normal operation, N stages are connected in a ring. Before
counting begins a clear pulse is applied to diode DI of the first stage and
diode D3 of stages 2 thru N. This turns on the first stage and turns off
stages 2 thru N. The clear puloe has an off level of _12 V and pulses to
ground as does the step puloe. The step pulse is applied to diode D&. When
the step pulse is applied, the stage that is on, (Q2 and QA conducting, QI
and Q3 off) is turned off since the step pulse robs base current from QA
and supplies base current to Q3. The turn off of QA and turn on of Q3 causes
the turn off of Q2 and the turn on of Q1. The turn on of QI is coupled thru
CA to Q2 of the next counter stage causing the next stage to turn on. The
on stage will progress around the ring one stage for every applied step pulse.
D. MISCELLANEOUS CIRCUITS
1. Counter Inverter (CINV)
INPUT
C2
IOPF"
RB
ci
IOPF
I"_ v
R1 Ol
E,K 258-1)_
,,4 i __L_.
----_ Ou'FPU "r
3
"t'6V
Figure 6
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The circuit is an inverter consisting of a complementary pair.
Whenthe input is at zero volts, the output is at +6 V and when the input
is at +12 V, the output is at zero volts. Output can supply 6 maat +6
volts and an input at ground must supply .65 ma.
2. Counter Pulser (CP)
+42V - 5V
1K Z58-Dt
INPUT _ D2
RZ _58-D1
9.51K i_
- I'_1
PULSE
OUTPUT
Figure 7
When the level input is at zero volts, a pulse input pulsing to
•12 volts w ii cause the output to swing to +12 volts. When the input
level is at t12 volts, no output will appear.
INPUT
3. Pulse Amplifier (PA)
CI
15PF
R,?_ _
4K > RI
_:%O.IK
4K
-
q4
ZSB-N1
t i iiD?- R7 _--
25&-DI 30.IK /z'_ ) O_
Lk_.,_ 258"N1
w
D1
+12V 1C3
- 55PF J
I
15K 5K
II
C%
33 PF
_..58- DI
M
5o,lK
:: : OUTPUT
+I_V
Figure 8
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The function of the circuit is to convert a pu±se Which swings
between 0 and +6 V to a pulse which swings between 0 and +12 volts.
The circuit is non-inverting.
£. Pulse Gate (PG)
01
LOGIC / D_Z
I_1 i
INPUT ____
R?_
_._K
D3
A
< Ct
D_r
rq
NOTE:
DIODE De TYPE gE_-DZp
kLL OTN_S TVP_ Z_8-DI
-3V
J--k+ P-3
t 30.1K, -3
Rt i _ _u LSE
_,0.1K :: - OUTPUT
Q t_,,j}_ I r O_
ZS8- P5
]_ DS
i
•t-(=, .,J"_ p U I..SF_.0 INPUT
Figure 9
The purpose of this circuit is to allow an input pulse at diode
D5 to pass thru QI to the output when all logic inputs are at zero volts.
Any input at +6 volts will hold off QI and prevent the output from pulsing.
The purpose of D6 is to cause the output to follow the input during the
negative going edge of the input. Logic input must supply 0.6 ma. Pulse
input drive required is I ma plus load. Output can supply up to 10 ma
load.
E. N. Schwartz
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5. Information Counter Stepper (CS) and Buffer Reg. Reset (RP)
+t ZV
A
--t_ OUTPUT
R3 _1 ÷1o-U3.&K /f-_X 100PF
0._ L
+_oJ-I_
C5 P-.P
101(.
+GV
258 -N1
--.._-
Figure I0
These circuits are used to invert positive going pulses. The
CS circuit will deliver a constant amount of energy to the counter
regardless of the input pulse width provided the input is wider than
100 nanoseconds.
6. Output Buffer
F R,OM D5
PI_EVIOUS 0_I_1
CI P,.CU IT
0 1_1 Dt
_5,7K, 2.58-DI
IhJ
-- iP_l
R?_ D22_.'rE 258-DI
2_.7K 258-D1
f_ D__._."/K 258-D1
Figure 11
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The circuit consists of four diode resistor gates. When RI is
pulsed from O to _12 V, current will flow to the output if the input to
D5 is at *6. The current will be drawn away thru D5 if the input to D5
is at zero volts. The current supplied to the gate from the pulse source
is 0.5 ma.
7. Logic Inverter (INVI)
30.t<
C>_vV_
Rt
5K
+ _V
OUT PUT
Figure 12
This circuit is used to invert and amplify a level. It can drive
6 ma and requires 1 ma at the input.
8. Logic Gate (GI)
C1
100 PP DZ
o II "' '
D_
-- D4
o--m--
NOTES:
ALL OIODE_ ?_58,- D 1
•,; _ OUTPUT
"R1
"_O.IK
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This circuit is an "or" gate used to trigger a delay flop from
a positive going wavefront. The input to CI is a.c. coupled since a
delay flop feeds this point and cannot stand a d.c. load.
9. Information Register (IR) P-HC-OL
G
+GV F +_V
A(
R7
D8 D7
C I J
LOC/_]'Eb OKI
SE.NSE
_P L I F I ER
DI
R2
×
oH
D
e,
RI, R6 25K
R2, RA, R5 34K
R3, R7 23.7K
D3, D8 258-D2
DI,2,_,5,6,7 _ 258-DI
D9,10,11,12,13,14 J
CI 15 pf
QI, Q2 258-NI
RS, R9 11K
Figure I_
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The information register has a power dissipation of 2 mw per
flip-flop. The flip-flop can be set, (Q2 on, QI off) by pulsing point
C to +12 V for 0.5 usec provided the inputs to I and J are more positive
than +& volts. If either I or J are at ground, the input pulse to C
will not affect the state of the flip-flop. The flip-flop can also be
set by pulsing point E to ground for 0.5 usecond. The flip-flop can be
reset by pulsing point D to _12 V for 0.5 usecond. When point L is
pul_ed, current will flow out thru D6 if the flip-flop is set and will
flow thru D 5 instead of out to the load if the flip-flop is reset.
Input F is pulsed from ground to +11.2 volts minimum during the time
the bit driver is activiated such that the logic output is capable of taking
6.2 ma in the ground state.
10. Output Flip-Flop
This circuit provides an NRZ output at the collector of Q5.
When GOC is pulsed, Q3 will conduct if the input to D1 supplies not
current. Since QI is off Q2 is on and GOC will supply current thru D7
and DS. If the input to DI supplies current to QI, QI will be on and
Q2 off. Therefore, GOC will supply current to D12 and D& which turns
on Q4 and turns off Q3. The collector of Q5 will change only if the
input to D1 is different during the interval of the GOC pulse from
that during the last GOC pulse.
E. N. Schwartz
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I. CIRCUIT SPECIFICATION
The function of the read amplifier is to amplify and detect the
plated wire signal and to provide an output signal that indicates whether
a "]" or "0" has been detected. The input of the amplifier must reject
common-mode signals. The output of the amplifier provides a pulse to
the information register if a "i" is detected and no pulse if a "0" is
detected. The amplifier is gated during the period! of time that the
plated wire signal is present at the input, and during all other times
no output pulse can occur. The amount of "]" signal required at the
input is expressed in terms of volt-seconds because of the integrating
function of the amplification stages. The only "0" signal required is
that necessary to overcome the noise. The "i" signal requirement is
therefore the one which must be met. The following specifications
present the functional performance of the read amplifier:
Minimum I Signal:
Minimum Common Mode Rejection:
Maximum Steady-State Power:
Maximum Input Offset Voltage:
Maximum Recovery Time from
8 my offset
93 mv-ns
28
3.33 mw
1.56 mv
us
Gate Input Requirements
"Off" state:
"On" state:
Ground
5.4 volts
Output Requirements
"0" detected:
"I " detected:
76 volts
Below 0.A2 volts for at least 5us
The remainder of the design requirements will be discussed in the
rest of this report.
The circuit is built using thin film resistors. Reference
Specification P-HC-06.
II. CIRCUIT DESCRIPTION
The read amplifier is shown in Figure i. Transistors Q] and Q2 form
a differential amplifier so that common mode signals _re rejected and
differential signals are amplified. Capacitors have been eliminated in
the design of the amplifier wherever possible to make the thin film c_r-
cuitry as simple as possible. For this reason there is no capacitive
coupling between the read amplifier and the bit-sense matrix. When the
bit-sense matrix is off, the base currents of transistors q] and Q2 flow
C. A. Nelson
Whitpain
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through resistors RI and R2 respectively. The difference between the
steady-state voltages on RI and R2 is defined as the input offset
voltage. When the matrix is swltched on this input offset voltage
adds to the matrix offset noise to determine the total offset from
which the amplifier must recover. Resistors RI are made fairly low to
keep the input offset voltage low, but are high enough so that the
signal loss across the bit sense matrix is kept low. Resistors R3
and RA bias transistors QI and Q2 in the linear region. Capacitor
CI provides a signal path between the emitters of QI and Q2 and is
made high enough to provide a relatively leg impedance to the signals
being amplified, but is low enough to allow the amplifier to recover
from the offset voltage that occurs at the beginning of a memory cycle.
The collector voltages of %ransistors _ and Q2 are made high
enough so that the base-collector junctions do not conduct when the
bit current is switched during a write cycle. Fairly large transients
occur since the output of the bit driver is connected directly to the
inputs of the read amplifier. The collector of Q2 is connected dir-
ectly to the positive 3 volt supply to eliminate high frequency
response limitations caused by the Miller effect. When a large transi-
ent at the input occurs, either transistor QI or transistor Q2 will
cut off at a current very low as compared to the bit current, such
that there is no significant loading by the amplifier on the bit cur-
rent other than by resistors RI and R2.
Transistor Q3 is biased in the linear region to provide signal
amplification. The emitter bypass capacitor C2 provides a low imped-
ance path for the slgnals. The bias currents of transistors QI, Q2,
and Q3 are low to keep the standby power low. The amount of bias
current required by these transistors is determined by the amount of
low level gain required. This will be discussed after the operation
of the rest of the amplifier is explained.
The output of the read amplifier is connected to the information
flip-flop. The diode dl is the logic diode. If a memory "I" is read,
transistor Q6, which is normally nonconducting, is turned on to satura-
tion such that its collector swings from _6 volts to nearly -3 volts.
When the gate period terminates, Q6 again becomes nonconducting and
the collector starts rising towards _6 volts. Capacitor C7 provides
a time constant on this voltage rise such that the collector stays
below 0.42 volts for 0.5 us to ensure that the information flip-flop
will set under worst case conditions. Resistor R13 provides a path
for the steady-state collector current of Q5, which is biased in the
linear region. The steady-state voltage across R14 is low enough to
ensure that the collector of Q5 must swing several tenths of a volt
before Q6 begins to conduct. Under severe transient conditions, the
collector of Q5 does not move more than 0.2 volts when the gate is off.
C. A. Nelson
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The base-emitter drop of Q6 therefore provides the necessary noise commun-
ity to ensure that no output w_li occur in the absence of the gaoe signal.
When a memory. "0" is read the input signal is of the opposite polarity
and Q6 remains nonconducting such that the information flip-flop remains
in the reset state.
When the gate is off, the gate input is at ground potential and tran-
sistor Q7 is nonconducting. Transistor Q7 therefore presents a high imped-
ance and for all practical purposes does not affect the performance of the
circuit _n this state. Two stage negative feedback from the emitter of Q5
to the base of Q4 provides relatively fast transient recovery. Resistor
R13 is an order of magnitude higher than RIO, so that the two stage current
gain of Q4 and Q5 is only slightly greater than unity when the gate transis-
tor Q7 is nonconducting. There are two recovery problems associated with
the design of the read amplifier. When the read signal occurs, it is re-
quired that the emitter of the gate transistor Q7 be recovered to ground
potential in the absence of the read signal. The first recovery problem
is caused by the address selection transients that occur near the beginning
of a memory cycle. The large "B" selection noise is kept out of the ampli-
fier by leaving the bit-sense matrix off until the word lines selected by
the "B" dimension have reached ground potential. This leaves the offset
voltage of the bit-sense matrix as the only significant address selection
transient. Figures 2a and 2b show the recovery at the emitter of the gate
transistor Q7 from an 8 mv offset voltage beginning at the first division,
with the read signal occurring at the seventh division. Based on the
results of these worst case tests, 3 us should be allowed between the ma-
trix selection and the read out in order that the matrix transient not
interfere with the detection of the read signal. This recovery time is
controlled by the large negative feedback from Q5 to QA and by capacitors
CI, C2, CA, and C5.
The second recovery problem is caused by capacitor C5 becoming charged
when a "i" signal is read. This results when the gate transistor Q7 is
turned on to a low impedance enabling several milliamperes of current to
flow through C5 if a "i" signal is being read. When the gate transistor is
turned nff it _g r__ ,h_+ t_ _++_ _r n_ _+ .... to ......_ -^*--*_-_
before the next read operation. This recovery is controlled by making the
C6-R12 and C5 (R8 + RIO) time constants short. The recovery is primarily
determined by the C5 (R8 _ RIO) time constant which is less than 20 us,
thereby enabling £ time constants to recover. The C6-R]2 time constant
is made short (less than 2.5 us) to isolate the collector of Q£ from the
base of q5 during the recovery. Figures 2d and 2e show the voltage at
the emitter of Q7 after a "]" and a "0" have been read respectively. As
can be seen from Figure 2d, the recovery, is nearly complete after 40 us
which is well within the 80 us cycle time.
C. A. Nelson
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When Q7 is turned on to a low impedance, the gain through the amplifi-
cation stages becomes comparatively high. The amount of negative feedback
from the emitter of Q5 to the base of Q4 becomes very low since the series
impedance of R17 and Q7 is small as compared to the feedback resistor RIO
and since a low impedance path is provided at the emitter of Q5. Although
the signal levels are higher in the last two stages of amplification than
in the first two, the bias currents in the last two stages are lower (approxi-
mately 50 ua). Since only the "1" signal must be amplified after the differ-
ential stage, the transistors can be arranged such that the "I" signal itself
turns the transistors on to a higher level. This allows adequate gain at
low bias levels. Since the signal itself turns on the transistor to a
lower impedance level, the frequency response of the stage is not limited
to its small signal frequency response. The signal levels in Q4 and Q5
(around 300 us and 3 ma respectively) are large as compared to the bias
levels of _, Q2, and 03, and this fact enables Q4 and Q5 to be biased at
lower levels and still have respectable gain, and at these signal levels
the gain of Q4 and Q5 is relatively stable with variations of bias current.
The low impedance of Q7 to the signal is guaranteed by specifying the
saturation resistance of QU to be 50 ohms maximum at ._ = I ma, IE = O.
The "I" signal also turns Q7 on in the forward direction such that the
effective resistance to the "I" signal is approximately 15 ohms. Capacitor
C8 provides the charge to clean up the charge stored in Q7 during the first
3.5 volts of the fall of the gate input. Resistor R7 provides a means of
adjusting the gain of the amplifier. The amplifier is designed to allow
detection of the minimum plated wire signal at a signal to noise ratio
of 2:1 under worst case conditions with a value of R17 equal to zero.
As indicated previously, the gain of _, q2, and Q3 is strongly a
function of their bias currents. The small signal gain is limited by
the frequency response of the stages at the low bias currents, even though
the lowest capacitance transistors available are being used. This gain
variation could be partially stabilized by lower resistances shunting the
signal path. Additional power would be required to make up for the result-
ing gain loss. All of the shunt resistors (RS, RT, RS, R11, and R12) have
been made as large as the design limitations allow so that the gain is
maximized for a given power level. The bias levels of _, Q2, and Q3 were
determined experimentally to give the desired gain. In one sense the high
frequency response limitations of these stages is helpful in that the
amplifier integrates the plated wire signals. This means that except for
the loss due to the resistance of the plated wires, the detection of the
read signals is independent of the length of the sense line, assuming
the noise is invariant. This also means that for a given length of sense
line, the detection is practically independent of the position of the bit
along the sense line, except that the amplifier outputs can occur earlier
for the bits at the ground end.
C. A. Nelson
Whitpain
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Typical amplifier response to the read out signals is shown in
Figure 2a. The rise time of the word current is about _50 ns and the
fall time about 40 ns. The signal which occurs during the fall of the word
current is being detected in this memory. The negative signal at the fall
of the word current is the "I" signal. The reason the "i" signal does not
return to the base line is primarily due to the charging of capacitor C5
by the "i" signal. When reading on the fall time of the word current, the
amplifier must be allowed to recover from the turn on signal. As seen in
Figure 2a this recovery time is approximately 250 ns. It can also be seen
that the amplifier undershoots from the turn on signa± so that so_e benefit
is obtained from the turn on signal. A word current width of 400 ns ap-
pears to be ideal. Figure 2a was obtained by reading a bit near the
amplifier on a 10 foot sense line. Because of the reflected component of
the plated wire signal, the signal at the input of the amplifier peaks at
two different times. These peaks do not appear in Figure 2a because of
the integration function the amplifier performs. It is important to note
that when viewing the read signals in the amplifier, the waveshape is not
the same as that on the input.
The gate timing should be wide enough to envelop the read signals.
The gate input should be up to 90% of its high state within 30 ns after
the start of the word current fall, since there is 20 ns delay through
the amplifier and since the amount of signal deve±oped during the first
I0 ns of the word current fall is insignificant. Leaving the gate on
until 170 ns after the start of the word current fall will enable the
read slgnals to be completely enveloped for a i0 foot sense line and a
40 ns word current fall time. The gate should not be left on any longer
than necessary to provide maximum noise i_nunity.
III. COMPONENTS AND DERATING
The fo±lowing is the list of the co:aponents used in the circuit
shown in Figure I.
R], R2 AO0 ohms
R5 i5.8 K ohms
R6, R11 32 K ohms
R8, RI2 I0 K ohms
R9, R13, R]5 48 K ohms
RIO, R16 4K ohms
RIA ] K ohm
CI 560 pf
C2, CA, C5 1OOO pf
C3, C6 200 pf
C7 81 pf
C 8 27 pf
Q, thru Q4, Q7 2N3/_93
Q5 2N3251
Q6 2N250,
dl IN3207
C. A. Nelson
Whi tpain
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A total resistor tolerance of !5% is used in the design. The tol-
erance includes initial tolerance of 11%, temperature variation of _I .5%
(_300 ppm over a 150oc range), and _2.5% variation for life. A total
matching tolerance of 3% has been assumed.
A tolerance of _20% has been used for the capacitors whose values
are 200 pf or greater. This includes _IO% initial tolerance, _5% for
temperature variation over the range of -20°C to _80oc, and _5% variation
for ±ire. No ma_ching was assumed.
The transistor parameters used in the design are obtained from the
Motorola data sheets. The class A current gain of the transistors has
been derated 20% for life variation. The class A base-emitter drops
have only been derated for temperature variation at 2.5 mv/°C.
The 3 volt supplies have been assumed not to vary more than_+0.1 volt,
and the 6 volt supply has been assumed not to vary more than _0.2 volt.
IV. POWER REQUIREMENTS
The standby power required by the read amplifier has been calculaoed
assuming infinite transistor betas for ease of ca±culation. The calculated
power is not more than I% too high. The standby power is calculated by
first determining the emitter currents of all the class A transistors, and
then multiplying the currents by the supply voltage from which they come.
Equation I IE2 = IEI = _ - _i
h
: 3.1 -
(.95) (24xI03)
Equation 2
= I14 2_a
IE3 = E- 3 _ E+ 3 - IEIR5_ VBE3
i
= ,3.1 * 3.1 - (11'4(.95)(.32x10-6)(1_i8x103 x 103)(.c_) - 0._
Equation 3
= 130 Ata
--IE4 = E- -KmS4 =
R9 (48 x IO_)(.95)
= 57/ua
C. A. Nelson
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The standby power is given by
Equation A FSS : E_3 (iEi _ IE2 i IE3 _ IE4 _ IC5 )
IE_3 (Ici _ 1C2 * IC4 -_ IE5) _ E÷6Ic3
With the assumed infinite transistor betas, the collector currents
are equal to their respective emitter currents.
Equation 5 PSS = 3.1 (11_ _ 114 _ ]30 * 57 * 57) x 10-6
_3.1 (114 * 114 _ 57 _ 57) x 10-6 _ 6.2 (130) x 10 -6
3.1 (472 x 10-6 ) • 3.1 (342 x 10-6 ) * 6.2 (130 x 10-6 )
= 1.46 x 10-3 • 1.06 x 10-3 _ 0.81 x 10-3
= 3.33 mw
Equation 5 also shows that the currents required from the -3, *3, and
_6 volt supplies are 472, 3A2, and 130 ua respectively.
The transient power at a 80 us cycle time is less than 0.07 mw. This
power is used to drive the gate transistor and to charge capacitor C7 if a
";" is being read. The total power required can, therefore, be stated as
3.&0 mw.
V. DESIGN EQUATIONS
A. Bias Conditions
The base-collector junctions of QI and Q2 are reverse biased to
prevent them from conducting when a fast 1.5 volt transient occurs on the
input. This transient exists when the bit current is being switched during
the write cycle. The class A response of the transistors is slow enough
that the design requirement is met by steady state biasing, and this re-
quirement determines the maximum value of resistor RS. The steady state
collector voltage of QI plus the amount the base-co±lector junction can
be forward biased before it conducts significant current must be less
than 1.5 volts. The steady state collector voltage of Q_ zs:
Equation 6 Vc] : E+__3_3 - IC i R5
: 2.9 - (I]A x ]0-6)(0.98 x i5.8 x iO3)
: ]._4 volts
i
where ICI is obtained from Equation i. The base-collector junction will
not conduct a significant current, as compared to the bit current, when
forward biased by 0.36 volts so that the required design condition has
been met.
C. a. _{e]son
Zhi t!_aln
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The lower limit of resistor R7 is determined from the design
condition that the class A base-collector junctions be reverse biased
by one volt to be well within the linear region of the transistor charac-
teristics for amplification purposes. The maximum base voltage at Q3 is:
Equation 7 Vb3 - E+3 - ICIR5
_ _ k_ _VBE I R5
IrT
-3.1 - 9.I - 0.6
(.98) (2& x 103)
= 1.50 v
The maximum collector current of Q3 is:
Equation 8 IC3 = E_3 ÷ Vb3 - VbE3
= 3.1 + 1._0-0._
•95 x 32 x 105
= 138 #aa
The minimum collector voltage of Q2 is:
Equation 9
(.95 x 15.8 x 103 )
Vc3 = E6 - Ic3 R7
- 5.8 - (138 x 10-6)(.98 x 24 x 103)
= 2.55 v
Equation 11 _ = E_3 - Ic4R11
= 2.9 - (57 x I0-6)(.98 x 32 x 103 )
C. A. Nelson
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such that the desired design condition has been met.
The collector-base junction of Q4 is also to be reverse biased by
one volt. Since the base is at ground potential
= 0.95 volts
The minimum reverse bias of the base-collector junction of Q3 is
therefore:
Equation 10 VCb 3 = VC3- Vb3
= 2.55 - 1.60
- TECHNICAL REPORT NO. 63
such that the design condition has been met.
Since, as discussed previously, the steady state drop across RIA
is small (0.06 v), the collector-base junction of Q5 is sufficiently
reverse biased.
B. Input Offset Voltage
The input offset voltage is the difference between the steady
state voltages across resistors RI and R2. These voltages are caused
by the base currents of QI and Q2 flowing through RI and R2 respectively.
Under balance conditions the input offset voltage is zero. The input
offset voltage is expressed as
= _-( - VBE_I) R-_ (E_% - VBE2) R2 -]Equation 12 Vio + - -- h
V"
- m I(3. - o.5) .o5) (4oo)
L(I.o2x 24 x io ) (23)
- (;3.1 - 0.6) (i.o2) (4oo)-i
( Ii "0 5 X 2 4 X 10 J) (110) J
= .1.56 my
This offset voltage is included in determining the total offset voltage
that occurs when the bit-sense matrix is selected.
C. Common Mode Rejection
The common mode rejection is performed by the differential
transistor stages Q1 and Q2 and is defined as the ratio of the output
signal of QI when a differential signal is applied to the output signal
of QI when a common mode signal of the same amplitude is applied. The
common mode rejection is primarily important during the time the read
signal is present so that the common mode word noise is rejected. The
word noise is of high enough frequency that the emitter coupling capaci-
tor CI may be considered a short circuit. The common mode rejection
then becomes only a function of R3, RA and the input impedances of QI
and Q2. The common base input impedance of a transistor is given by
Equation 13 hib = k T
IE TM
where k is a constant measured at a given _osoi"te temperature, TM, and
where T is the absolute temperature. The transistors have a maximum k
of 30 x _0-3 at 25°C. Let
Equation IA C = kT
TM
C. A. Nelson
Whitpain
July 30, 1965
1-25
TECHNICAL REPORT NO. 63
Then at 80°C the maximum Cis 36.3 x 10-3.
now be quite accurately expressed as
Equation 15 C_ - E_ _ VBE 2
The con_non mode rejection can
= 2.9 - o.84
2 x 36.3 x 16-3
- 28
Equation 15 is valid only where R3 and R4 are equal and where
Equation 13 is valid. Equation 13 will hold true for bias currents up
to one to three milliamps. Equation 15 is interesting in that is shows
that the only way to increase the common mode rejection is to increase
the emitter supply voltage. The common mode rejection obtained is
sufficient, however, since the common mode noise that occurs during the
detection of the plated wire signal has the same order of magnitude as
the signal.
D. Gate Drive Requirements
The gate circuit, which is comprised of QT, C8, and R16 is
designed to be driven from a circuit whose steady state levels are
ground and _5.4 volts minimum in the "on" and "off" states respectively.
The minimum base current supplied by the gate drive to Q7 should be
greater than I ma to assure that Q7 is in the low impedance state
desired. The minimumbase current is
Equation 16 Ib7 = 5.4 - VbC 7
R i6
=- 1-14
(I.O5) (4 x 1o3)
- 1.01 ma
as desired. The gate drive circuit is assumed to have a maximum voltage
in the "on" state of 6.1 volts. The maximumbase current which the gate
drive circuit must supply to each read amplifier is
Equation 17 Ib7 = 6.1 - VbC 7
RI6
6.1 - 0.6 - 1.45 ma
•95 x 4 x 103
C. A. Nelson
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The value of C8 is determined by the amount of charge that must be
supplied to neutralize the charge stored in the gate transistor Q7.
The amount of this charge is
Equation ]8 Q8 = Ib7 (Ts t TF)
2
where Ts is the charge storage time constant of Q? and TF is the
desired fall time. Substituting and solving
Q8 - i.45 x lO-3 (50 x 10 -9 + i0 x 10 -9 )
2
= 80 x 10-12
It is desired that this charge be supplied within the first 3.5 volts
of the fall of the gate voltage so that there is sufficient charge
remaining to snap the gate transistor off. The amount of voltage
change required to supply the charge is
Equation 19 L V = Q8
%
= 80 x 10 -12 = 3.48 vo±ts
0.85 x 27 x i0 -12
so that the design condition has been met.
E. Duration of Output to Information Flip Flop
The collector of Q6 is required to be below 0.42 volts for
0.5 us to ensure that the information flip-flop will set under worst
case conditions when a "I" has been read. When a "i" is read, transis-
tor Q6 saturates and discharges capacitor C7 to nearly -3 v. C7 is
flowing from the 6 v supply through resistor Rb5 and the load resistor,
R_, which is in the information flip-flop. The charging of C7 is made
_±ow enough to ensure that the collector of Q6 is below 0.42 volts for
at least 0.5 us. When transistor Q7 turns off after C7 has been dis-
charged the charge of the collector voltage with respect to time is
determined from Equation 20.
Equation 20 C d Vc7 i Vc7 I _ 1 - (E6 I E_ 3 - VcE7)( I_!_ . 1)
dt R-_ RI 5 RL
Vd I
RL
--0
C. A. Nelson
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where V^_ is the voltage at which Q7 saturages and Vdl is the forward
drop of dlode dS. Solving this equation and inserting the initial
conditions gives the collector voltage of Q7 after it turns off as
Eqaation 21 Vc7 = -2.6 • 8.5 (I - e - t/I.04 x 106 )
The time between the time at which the collector voltage of Q7 faAls
below 0.46 volts during the discharge of C7 and the time at which Q7
turns off is at least 50 nanoseconds. Therefore, the co±lector voltage
of Q7 must be below 0.46 volts for 450 nanosecends after Q7 turns off
to meet the required design condition. Substitution into Equation 21
gives
Vc7 = 0.37 volts @ t = 450 ns
so that the required design condition has been met.
VI. SIGNAL DETECTION
The transistor amp±ification stages have extremely limited fre-
quency response and nonlinear characteristics because of the low current
levels at which they are biased. Because of these facts, calculated
response to the read signals would be extremely difficult. The aetection
of the read signals has, therefore, been determined by worst case measure-
ments. These measurements were performed over the required temperature
range of -20°Cto 780oc with _I0% supply variations used to simulate end
of life resistor tolerance plus the supply voltage tolerance. The maximum
signal required for detection was 93 mv-ns at _O°C. This is approximate±y
the amount of volt-seconds that will be received by the read amplifier
from a 4 mv plated wire signal on a ten foot sense line.
C. A. Nelson
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a. Taken at base of Q5.
Shows the "1" and "0" readout
Horizontal scale: 100 NS/Div.
Vertical scale: 200 MV/Div.
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b. Taken at emitter of Q7.
Shows the recovery from a -SMV matrix offset
applied to Q2.
Horizontal scale: 0.5 _SEC/Div.
Vertical scale: 200 MV/Div.
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c. Taken at emitter of Q7.
Shows the recovery from a +SMV matrix offset
applied to Q2.
Horizontal scale: 0.5 _SEC/Div.
Vertical scale: 200 MV/Div.
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d. Taken at emitter of Q7.
Shows recovery from a "1" read signal
between cycles.
Horizontal scale: 10 DSEC/Div.
Vertical scale: 200 MV/Div.
e. Taken at emitter of Q7.
Shows recovery from a "0" read signal
between cycles.
Horizontal scale: 10 _SEC/Div.
Vertical scale: 200 MV/Div.
Figure 2, Waveforms in the Read Amplifier
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I. CIRCUIT FUNCTION
The bit-sense matrix selects the plated wire from which information
is to be read during a read cycle or into which the information is to be
written during a write cycle. The bit-sense matrix is comprised of a
group of transistor switches (see Figure I). There is one such switch
for every plated wire and dummy wire. Normally these switches present
a high impedance. During a read cycle one of the switches in series
with a plated wire is turned on to a low impedance so that the read
signal from the plated wire is connected to one side of the differential
amplifier which is the first section of the read amplifier. A dummy
wire is connected to the other side of the differential amplifier such
that rejection of common mode noise is obtained. There is, however,
some noise which can couple through the capacitance of the matrix
switches which are off. The balanced bit-sense matrix is used to pro-
vide cancellation of this noise, the number of switches connected to
each side of the differential amplifier, which is the first stage of
the read amplifier, being made equal. When a plated wire on one side
of the matrix is selected, the dummy wire on the other side is used by
turning on its matrix switch.
The problem that arises with the balanced bit-sense matrix is that
if the same information is represented by the same polarity of signal
on both sides of the balanced matrix, the read amplifier will detect the
information differently for the different sides of the matrix. One solu-
tion to this problem would be to reverse the information coming from one
side of the matrix after it has been detected. The use of the trans-
former at the output of the bit driver, however, writes the information
in such a manner that it will be detected properly such that no addi-
tional circuitry is necessary to reverse the information.
The polarity of the signal stored in a plated wire is dependent
upon the polarity of the bit current. Thus a positive bit current will
write one polarity and a negative bit current will write the opposite
polarity. The information to be written is determined by which bit
driver transistor switch ($I. or $2) is closed. Closing one of the
switches will cause a positive current to flow to one side of the matrix
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and a negative current to the other because of the transformer action.
Therefore, closing one of the switches will write the same information
with opposite polarities through the different halves of the matrix
and the information will be detected correctly by the read amplifier.
II. CIRCUIT SPECIFICATION
In the unselected state the matrix circuit must present a high
impedance to the bit current transients and to the plated-wire signals.
The following list sets forth the basic specifications of the matrix
circuit when selected:
Maximum small-signa± impedance:
Maximum differential offset voltage:
Maximum drop to bit current:
Maximum average power at 2 us
serial bit rate:
10 ohms
6.5 mv
0.3 volts
37 row/us
The power is expressed in terms of the amount of time the matrix
circults are on during the memory cycles, since different timing is used
for the read and write cycles.
III. COMPONENTS AND DERATING
The components used in the matrix circuit shown in Figure 2 are
as follows:
RI, R2 2 _.j_ K !1%
R3 135 ohms _i%
QI 258-CI
Q2 258-C2
The circuit is being built using thin film resistors and chip transistors.
The transistors are being purchased to the base-emitter breakdown and
beta specifications. The rest of the parameters shown on the transistor
specifications are arrived at by an evaluation of the transistor charac-
teristics.
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In the design of the circuit the resistors are derated At. The
transistor betas are derated 70% and the transistor base-emitter satura-
tion voltage is derated 50 my. The 0.1 volt to 0.3 volt drop across
the matrix transistors to the 35 ma bit current is determined by an
evaluation of the transistors.
IV. CIRCUIT DESIGN
The two basic functions that a matrix circuit must perform when it
has been selected are that it must pass the bit current with a low volt-
age drop during a write operation and it must present a low impedance
to the plated wire signal during a read operation. A matrix circuit is
selected by applying simultaneous positive and negative balanced pulses
to the base resistors of Qi and Q2 respectively. The amount of base
current needed for the operation of the circuit is determined by the
transistor betas such that the drops across the circuit when the bit
current is less than the specified maximum drop. The value of the base
resistors is determined under worst case conditions to give a minimum
base current of 2 ma such that the transistors are operated at 50% of
their room temperature beta at 35 ma of bit current. Transistor Q2
passes the positive bit current and QI passes the negative bit current.
When the selection pulses are applied, practically all the base
current flows through the collectors of the transistors. The transis-
tors, therefore, with nothing applied to the emitters are operated in
the saturation region at zero emitter current. In this state, the
collector-emitter small signal characteristic is essentially a pure
resistance, termed the saturation resistance. The impedance presented
to the plated wire signal by the matrix circuit is the parallel combina-
tion of the saturation resistances of Qi and Q2. This impedance is made
low by having a maximum 10 ohm saturation resistance of Q2 at the minimum
base current.
The maximum base current to the transistors is calculated to be
2.81 ma under worst case conditions. This current is used in deter-
mining the drive requirements of the matrix driver (Circuit 258-029),
and the power requirements as presented in that circuit report.
When the bit current is switched, a maximum transient of 2.1 volts
will occur at the output of the bit driver. In order to prevent sneak
currents flowing in the unselected wires the base-emitter junctions of
the unselected wires are reverse biased by 3 volts. The unselected
switches therefore present a high impedance to signals as large as can
occur during operation of the memory.
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Resistor R3 is used to terminate the plated wires. This resistor
(i35 ohms) in p_rallel with the _00 ohm input impedance of the differential
amplifier terminates the selected wire in its characteristic impedance
of ]00 ohms to prevent reflections of the read signals. The unselected
wires are terminated in R3 to provide a low noise level during the read
operation.
The shunt capacitance presented by the unselected matrix transistors
at their common connections must be low so as not to give reactive reflec-
tions of the read signal. For an average base-emitter junction capacitance
of A.5 pf, there is a total of 72 pf shunting the input to the amplifier.
The time constant seen by the read signals at the input to the amplifier
is the shunt capacitance times half the characteristic impedance (since
the lines are terminated in the characteristic impedance) and is therefore
3.6 nanoseconds. Since this time is short as compared to the switching
time of the read signal, the effect of the shunt capacitance is one of
delaying the signals by the time co_stant and does nut result in a sig-
nificant loss of signal amplitude.
The final consideration in the design of the matrix circu t is that
it must have low noise when switches on so as not to interfere with the
detection of the read signal. The read signal occurs 3 us after the
selection of the matrix switch to allow the amplifier to recover from
the selection noise. The noise generated when the matrix circuit is
selected can be considered as the sum of two components. The first com-
ponent is the switching transient, which is caused by unbalances between
the matrix transistor capacitances and between the rise times of the posi-
tive and negative selection pulses. This transient lasts for less than
;00 ns and causes no significant recovery problems in the amplifier. The
second component of selection noise is the differential offset voltage
which appears as a step of vo±tage at the input of the amplifier and is
caused by steady state unbalances. There are three sources of the
differential offset voltage which can be added to give a close approxi-
mation of the differential offset voltage.
The first source of differential offset voltage is the difference
in voltage which exists at the co;_on emitter connection of the matrix
transistors du_ to the base-emitter leakage currents flowing through
the AO0 ohm shunt resistors at the input of the differential amplifier.
For a difference of 10 nanoamperes per switch at 25°C, this gives a
i.2 mv difference in voltage at 80°C. The second component of differ-
ential offse_ voltage is the difference between the emitter offset volt-
ages of the PNP transistors of the selected matrix switches. Since the
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saturation resistance of the NPN transistors is an order of magnitude
higher than that of the PNP transistors, the emitter offset voltage of
the PNP transistor is the offset voltage of the matrix switch. The
emitter-offset voltage is defined as the emitter collector voltage at
zero emitter current and a specified base current. The difference in
emitter-offset voltages between two PNP transistors can be as large as
1.5 my. The final component of differential offset voltage exists due
to an unbalance in the selection current. This unbalance current flows
down the plated wire, and the voltage is due to the resistive drop
across the plated wire. The unbalance current is caused by unbalances
in the base resistors and in the base-emitter drops of the transistors.
For each base current being off tolerance 2% with a 16 ohm sense line,
the resulting differential voltage unbalance is 3.2 my. The sum of the
three components of the differential offset voltage is therefore 5.9 mv
which is less than the specified maximum amount.
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I. CIRCUIT SPECIFICATION
The function of the bit driver is to drive pulses of current down the
plated wire during the memory write cycle. This current in time and spatial
coincidence with the word current writes new information in the plated wire.
The phase modulated method of writing is used to write information so that
the bit driver must supply two pulses of current, one following the other.
If a "I" is to be written the first current pulse is of one polarity and
the second of the opposite polarity. The polarities of the current pulses
is reversed if a "0" is to be written. The time at which the pulses occur
in the memory cycle is controlled by two timing pulses. Two logic inputs
from the information register determine whether a "I" or a "0" is to be
written. These inputs are the collectors of the two transistors in the
information register. The performance and requirements of the bit driver
are given as follows:
Output Current:
Balance Tolerance:
Output Current Rise Time:
Output Current Fall Time:
Turn-on Delay:
Turn-off Delay:
35 ma +_6.2%
+_4.3%
30 ns maximum
40 ns maximum
15 ns maximum
20 ns maximum
Timing Input Drive Requirements
"Off" state :
"On" state:
-3 volts
11.1 volts min., 13 ma min.
Timing Input Switching Time Requirements
Rise Time:
Fall Time:
IO ns maximum
20 ns maximum
Low State:
High State:
Maximum Power:
0.35 volts maximum at 6.2 ma
I ua maximum at 3 volts
215 mw at 2 us serial bit rate
The switching times of the bit current are given for the bit driver driving
a short line. Four times the delay of the bit line should be added to ob-
tain the rise time of the bit current. The switching times and delays were
determined experimentally under worst case conditions.
C. A. Nelson
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II. COMPO_NTSANDDERATING
The schematics of the bit driver is shownin Figure I. All the
componentsexcept resistors RI, R2 and the transformer are packaged in
the thin film circuit P-H_-02. The thin film resistors are derated 4%.
Semiconductor diode drops are determined from the semiconductor speci-
fications and derated by 50 mv. The transistor betas are derated 40%.
The precision resistors RI and R2 are derated I%. The following is a
list of the componentsused in the bit driver.
RI, R2 255 ohms, +0.1%
R3, R4 2.7 K, __1%
R5 thru R8 I .73K, _+1%
dl thru d10 258-DI
QI, Q2 258-NI
Figure 2 shows the steady-state load on the output of the bit
driver, components_, Q2, RI, R2 and 258-TI being the sameas shown
in Figure I. Resistors RSI and RS2are the shunt resistors at the
input of the read amplifier. Vmrepresents the saturation voltage
drop across the bit-sense matrix transistors, and RS3and RS4are the
shunt resistors in the bit sense matrix which terminate the plated
and dummywires. Resistors RSI through RS4are thin film resistors
--- --7 fand are derated 4%. RL represents the reslstance o the sense line.
The following are the _alues used in determining the bit current.
III.
RSI, RS2
RS3, RS4
RL
Vm
400 ohms, __1%
135 ohms, __1%
16 ohms
0.1 volts min; 0.3 volts max
CIRCUIT DESCRIPTION AND DESIGN EQUATIONS
When the bit timing pulses are in their low state at -3 volts,
diodes d7 thru d10 are all reverse biased so that bit driver, except
for the diode capacitance, does not affect the operation of the
information register. The base-emitter junctions of QI and Q2 are
reverse biased by 3 volts and are therefore not conducting, except
for a small amount of leakage current. With the bases of the
transistors on minus 3 volts and the bit timing pulses at minus
3 volts there is no current flowing through diodes dl through d6.
Except for a small amount of leakage current, therefore, there is
no current flowing in the circuit and the standby power is essen-
tially zero.
C. A. Nelson
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The outputs of the information are arbitrarily labeled "0" and
"]" for purposes of this report, if a "0" is to be written into the
memory the "0" output will be low and the "i" output will be high, and
if a "_" is to be written into the memory the "}', output will be low
and the "0" output will be high. The state of the information register
is set prior to the application of" the bit timing pulses.
The bipolar bit current is obtained by turnir_ on one transistor
to a saturated state when t he first timing pulse is _pplied and then
turning on the other transistor when the second timing pulse is applied.
Opposite polarities of current are obtained by having the polarities of
the primary windings opposite to each other with respect to the output
winding. When QI is turned on current flows from the ]2 volt supply,
through the primary winding to RI, through RI and to the collector of
QI. The transformer windings all have a 1:1 ratio with respect to
each other such that the output current is equal to the collector
current of the conducting transistor. The load voltage is relatively
low as compared to the 12 volt supply, such that the output current
magnitude is primarily determined by precision resistors Ri and R2.
The logical operation of the circuit wi±l be described assuming
a "I" is to be written into the memory, so that the "i" output of the
information register is low and the "0" output is high. When Bit
Timing Pulse I is applied Q] is turned on and Q2 is kept off. To keep
Q2 off the voltage at the base of Q2 must be Less than 0.3 volts so
that there is practically no base current to Q2. At this voltage resis-
tor R& can conduct up to 1.13 ma so that the maximum allowable current
through d2 and d5 from the Bit Timing Pulse is 1.13 ma. After finding
the minimum junction drops of d2 and d5 at this current, the maximum
allowable voltage at the anodes of d5 and d9 is 1.12 volts. At this
voltage maximum current through R6 from the Bit Timing Pulse is 7.3 ma.
The information register must therefore be capable of taking 6.2 ma in
the low state. The maximum junction drop of d9 plus the .35 volt
maximum information register gives a maximum voltage at the anodes of
d5 and d9 of 1.0A vo±ts. Since this is ±ess than the maximum allowable
vu_ to ass'_-e +_"+ no • _,,_+_ng the required design
condition has been met. The function of diode d2 (and dl) is to act
as a level shifter to assure that Q2 remains nonconducting.
Transistor Q] is turned on when the information register is in
the "I" state since the "0" output is in the high state so that all
the current flowing from the bit timing pulse through R5 flows through
dA and dl to the base of QI. The minimum base current under worst case
conditions is calculated to be 2.66 ma. For AO ma of collector current,
the transistor is therefore operated at a beta of i5 which is less than
the minimum derated transistor beta of 20.
C. A. Nelson
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When the bit timing pulse goes low, clean up current is supplied
to the base of QI from the -3 volt supply through resistor R3. The
amount of current necessary to turn off QI within the specified time
was determined experimentally to be 1.2 ma. The value of R3 was calcu-
lated to give this amount of clean up current under worst case conditions.
When Bit Timing Pulse 2 is applied, (still assuming the information
register to be in the "I" state), Q2 is turned on and _ remains off
since the connection of diodes d7 and d10 to the information register is
reversed with respect to d8 and d9. If the information register is in
the "0" state, the sequence in which transistors QI and Q2 turn on is
reversed.
The maximum current that the Bit Timing Pulse must supply has been
calculated to be 13.0 ma under worst case conditions.
IV. BIT CURRENT TOLERANCE
The equation for determining the bit current, Ib, is determined
from the circuitry shown in Figure 2. Assuming Q1 to be the conducting
transistor the bit current is given by
Ib =
E12 - VCE I - Vm
RI
V m
RSI
I +RL (1"1" R-?-)Rsl Rs3
where E12 is the value of the 12 volt supply voltage and VCE I is the
saturation drop across Q1. In calculating the bit current tolerance
E12 was allowed to vary Z1% and VCE I between 0.1 volt and 0.3 volt.
The rest of the parameters were allowed to vary as described in Section
II of this report. Substituting the parameters gives a total tolerance
on the bit current of _6.2% and a balance tolerance of 4.3%, the balance
tolerance referring to the difference between the two polarities of
current.
V. TRANSFORMER DESIGN
The 258-TI transformer is built by winding two windings of equal
turns using bifilar wlre. One of the bifilar wires in each winding is
connected to form primary windings. The remaining wires of each winding
are connected in parallel to form the output winding. The transformer
therefore has very low leakage inductance from each priming winding to
C. A. Nelson
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the output winding, and the capacitance between the bifilar wires does
not l_mit the switching time since the changeof voltage across the
output winding, is the sameas the changeof voltage across the second-
ary winding. The resulting transformer as a switching time of a few
nanosecondsand presents no significant limitation on the switching
time of the bit current.
The numberof turns is determined by the condition that the
transformer droop be less than 2%under worst case conditions. The
maximumsteady-state voltage that appears across the primary winding
is
= 2(IbRL _ Vm) = 1.72 volts
The minimumallowable magnetizing conductance of the transformer for
a 2%droop is
Lm= Ep t = 650 uh
-- (.02)Ip
for t - 300 ns. The transformer is built using a CF-]02 size torroid
(Indiana General) made of T-] material. With this torroid 36 turns
are required under worst case conditions to give the minimum allowable
magnetizing inductance.
Vl. POWER REQUIREMENTS
As previously discussed there is no standby power required by the
bit driver. The pulse power required while writing at a 2 us serial bit
rate is:
P = 2 E12(ITc _ Ip) t
2 x 10-0
ITG ............. __a the I_ is the currentwhere is une cur_ _upp_±_u by timir_ clock,
flowing in the primary winding and t is the duration of _he timing pulse.
Substituting into the equation gives
P _715 tmw
where t is in us. For a 300 ns current pulse the required power is 2i5
mw. it should be noted that tnis is the power required by all the bit
drivers for information being written at a 2 us serial rate.
C. A. Nelson
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I. CIRCUIT SPECIFICATION
The purpose of the matrix driver is to supply the pulses which
select the matrix switches that are turned on in the memory cycle.
(Reference Bit-Sense Matrix Report, Circuit number ;58-017). The
matrix drivers are capable of driving 40 matrix switches in parallel,
since 40 bit parallel operation is used when reading from or writing
into the memory stack. The matrix driver supplies positive and nega-
tive going balanced pulses as shown in the schematic. The output pulses
must swing to six volts minimum with respect to ground and be able to
supply 2.81 ma per load, or a total of 112 ma. The input current required
from the counter which selects the matrix position is 22.7 ma.
II. COMPONENTS AND DERATING
Semiconductor junction drops have been dezated 100 mv and the
transistor betas have been derated 70%. The resistors have been derated
4% in case the circuit isbuilt using thin film resistors. All components
are operated at less than 50% their rated voltage levels. The following
is a list of the components used in the schematic:
R], R2 50 ohms +_1%
R3 422 ohms Zl%
R4 1OK _1%
w
CI, C2 i uF, 20 v
QI 258-NI
Q2 258-P 2
dl thru d12 258-DI
Ill. CIRCUIT DESCRIPTION AND DESIGN
The plated wire matrix drivers are driven from a 16 stage counter,
each stage driving one matrix driver. Only the matrix driver driven by
the conducting stage of the counter is activated such that only the
desired matrix switches connected to the plated wires are turned on.
When base current is supplied to QI from the counter, QI saturates and
its collector swings from 12 volts to the saturation drop across QI.
There is therefore nearly a 12 volt swing across the 70 turn primary
C. A. Nelson
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winding of the transformer. The numberof turns of the secondary winding
(57) is determined to give a minimumpulse output of 6 volts witrl respect
to ground under worst case conditions. The numberof _irns of the primary
was calculated to assure that the torroid (Indiana General TI material,
CF102size) does not saturate for a 5 us pulse.
At the termination of the input pulse transistor QI becomesnonconducting
and the output pulses terminate. Diodes d9 and d10 provide a recovery
path for the magnetizing current of the transformer.
The RI-CI network is placed in series with the supply voltage to provide
protection against an accidental turn on of QI for a long period of time.
Should this happen the transformer would saturate and without RI nothing
would limit the collector current of Q1and it would burn out. CI is
used to provide a low impedanceto the supply voltage under normal opera-
tion. For a flight moael RI and CI should be eliminated since it would
be more desiraOle to have QI burn out than have R1 dissipate 3 watts of
power.
The dummymatrix driver selects the matrix switches in series with the
dummywires that are to be turned on. If one of the 8 plated wire
matrix switches on one side of the balanced bit-sense matrix is turned
on, the dummymatrix switch on the other side is to be turned on. (See
the Bit-Sense Matrix circuit report.) This is accomplished by an eight
input diode "or" gate (diodes dl through d8), the inputs being driven
by the collectors of the transistors of the appropriate plated wire
matrix drivers.
Resistor R3 is chosen to supply enough base current (20 maminimum) such
that Q2 is operated at a beta of 10. The operation of the dummymatrix
driver is identical to that of the plated wire matrix driver except that
the collector of Q2 swings from ground to nearly 12 volts when Q2 is
turned on.
The maximumload current of each secondary is 112 ma. Reflected to the
primary this becomes182 ma. The maximummagnetizing current of the trans-
former is 16.8 mafor a 4 us pulse width. The maximumcollector current
of Q2 is therefore slightly less than 200 ma so that the transistor is
operated at a beta of 10.
The maximumcurrent which will flow through dl is calculated to be 2.7 ma
under worst case conditions. The maximumcollector current of QL is
therefore 227 ma, so that 22.7 maof input current is required to operate
the transistor at a beta of 10.
C. A. Nelson
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The power supplied to and dissipated by the bit-sense matrix ]s the
load current reflected to the primary (i82 ma) times the 12 volt supply
minus the ioad current times the 3 volt supply, since the return path
for the load current is through the 3 volt su_)plies. This gives 37
mw/us for a 2 us ser±al bit rate.
The total power required by the matrix drivers at an 80 us repetition
rate is
P = Ei2 (Im I Idl) t
80 x 10-6
where Im is the transformer magnetizing curr_nt. On the read cycle the
matrix will be on for approximately A us, and on the write cycle the
matrix will be on for approximately I us. At these pulse widths the
magnetizing c_rrent is i6.8 ma and 4.2 ma, and the power required is
calculated to be 26 mw and 5 mw respectively. The input current has
not been included i_ the power calcul_tions.
C. A. Nelson
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provides the pulse which steps up the current level of the information
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Bit Driver. The Read Gate Pulser provides the pulse which drives the
read amplifier gates.
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I. BIT POWER PULSER
The function of the bit power pulser is to provide the voltage
pulse which steps up the current level of the information registers.
The output must swing from ground to 11.1 volts minimum and be capable
of supplying 2.1 ma to each information register, or a total of 84 ma
since the circuit drives the power pulse input of 40 information regis-
ters. The bit power pulser is driven from a delay flop.
In the circuit shown in Figure I, the input is normally at ground
potential. Qi is, therefore, normally nonconducting and the base of Q2
is at 12 volts. Q2 is, therefore, also off and the circuit requires no
standby power. With Q2 off the output is at ground potential by means
of resistor R4.
When the timing pulse from the delay flop is applied to the input
transistors _ and Q2 saturate and the output voltage swings to the 12
volt supply voltage minus the saturation drop across Q2. The minimum
output voltage is greater than the minimum required output voltage of
11.1 volts. Resistor R2 is chosen such that Q2 is operated at a beta
of 12 under worst case conditions. Resistor RI is chosen such that QI
is operated at a beta of 15 under worst case conditions.
The output voltage will switch to the high state within 100 nano-
seconds after the application of the input pulse. The output voltage
can stay high for approximately I us after the input returns to ground
due to the charge stored in Q2. Since there is approximately 6 us before
the information register will be reset, no discharge circuitry is necessary.
The resistors have been derated 4% should the circuit be built using
thin film resistors. The following is a ilst of the components used in
the circuit shown in Figure I.
RI 4.22 K ohms +1%
R2 866 ohms ZI%
R3 500 ohms _-1%
R4 1.00 K ohms _+1%
QI 258-NI
Q2 258-P2
II. BIT TIMING PULSER
The function of the bit timing pulser is to provide the voltage pulse
which activates the bit drivers. The output must swing from minus 3 volts
to 11.1 volts minimum and be capable of supplying 13 ma to each bit driver,
or a total of 520 ma to the 40 bit drivers. The timing of the pulse is
provided by a delay flop which drives the input of the bit timing pulser.
C. A. Nelson
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The worst case switching times were determined experimentally. The output
voltage has maximumrise and fall times of 10 and 20 nanoseconds respect-
ively and maximumturn-on and turn-off delays of 10 and 40 nanoseconds
respective±y.
The circuit is shownin Figure 2. The input signal is normally at
ground and all the transistors are nonconducting. The circuit, therefore,
requires no steady state power. With Q3 nonconducting the output is at
minus 3 volts as desired by means of resistor R4.
When the timing pulse from the delay flop swings positive transistors
QI and 0.3 switch to the saturated state. The output voltage, therefore,
swings to the 12 volt supply voltage minus the saturation drop across Q3.
The minimum output voltage is greater than the minimum required output
voltage of 11.1 volts. Resistor R2 is chosen such that Q3 is operated
at a maximum beta of I0 under worst case conditions. Capacitor C2 is
used to obtain fast turn-on of Q3. Resistor RI is chosen such that QI is
operated at a maximum beta of 20 under worst case conditions. Cspacitor
CI is used to obtain fast turn-on and turn-off of Q I.
The purpose of Q2 is to provide current to neutralize the charge stored
in Q3 when the input from the delay flops goes to ground. The R3-C3 time
constant is made small enough (68 nanoseconds maximum) such that C3 is
charged to the input voltage by the time the input swings back to ground
(greater than 200 nanoseconds). When the input swings to ground, the
charge stored in C3 provides turn-on base current to Q2 and the resulting
collector current of Q2 flows to the base of Q3. The value of C2 is
chosen such that the minimum charge stored in C2 times a Q2 beta of 20 is
equal to the maximum amount of charge stored in Q2.
The resistors have been derated 4% should the circuit be bui±t uszng
thln film resistors and the capacitors have been derated 5%. The following
is a list of the components used in the circuit shown in Figure 2:
R! 2.26 K ohms t_1%
R2 365 ohms +_i%
R3, R4 1.O0 K ohms _+1%
G1, 02, C3 56 pf +_I0%
QI 258-Ni
Q2 258-P2
Q3 2N-3A67
III. READ GATE PJLSER
The function of the read gate pulser is to provide the voltage pulse
which drives the read amplifier gates. The output must swing from ground
to 5.4 volts minimum and be capable of supplying I.A5 ma to each gate. In
addition, the output must be capable of driving 31 pf per gate. The timing
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of the pulse is provided by a delay flop wh±ch drives the input of the
read gate pulser. The switchin6 times of the circuit were measured under
worst case load conditions. _he rise and fall times were measured to be
10 and 15 nanoseconds respectively, and the turn-on and turn-off delays
(50% of input to 50% of output) were measured to be 10 and 8 nanoseconds
respectively.
A partial schematic of the read gate pulser is shown in Figure 3.
The output circuit drives lO read amplifier gates. There are a total of
four output circults (not shown) which are driven in parallel by QI, Q2,
and Q3 to provide the output pulses to the 40 read amplifier gates.
The input signal from the delay flop is normally at ground and all
the transistors are nonconducting. The circuit, therefore requires no
steady state power. The output of the circuit is normally at ground
by means of resistor RIO.
When the input signal swings positive transistors QI and Q6 switch
to the saturated state. The output voltage, therefore, swings to the 6
volt supply voltage minus the saturation drop across 03. The minimum
output voltage is greater than the minimum r_quired output voltage of
5.4 volts. Resistor R9 is chosen such that Q6 is operated at a maximum
beta of 16. Capacitor C5 was chosen to give a fast turn-on of Q6 and to
supply enough transient base current to Q6 to charge the load capacitance.
Resistor R2 was chosen such that QI is operated at a maximum beta of 15
under worst case conditions. Capacitor C2 was chusen to obtain fast
turn-on and turn-off of _ and to supply enough transient base current
to QI to supply the transient base current to four Q6 transistors.
The purpose of Q5 is to provide current to neutralize the charge
stored in Q6 when the input pulse terminates. The purpose of Q4 is to
provide a low impedance path to discharge the load capacitance. When
the input pulse switches back to the ground state, transistors Q2, Q3
and Q4 switch to the saturation state, and QI turns off. Capacitor C6
was chosen to obtain fast turn-on of Q5 and to provide sufficient transi-
ent base current to Q5 to supply enough current to the base of Q6 to
neutralize the charge stored in Q6. Capacitor C4 was chosen to obtain
fast turn-on of Q4 and to provide sufficient transient current to the
base of Q4 to enable Q4 to discharge the load capacitance. Capacitor
C3 was chosen to obtain fast turn-on of Q3 and to provide sufficient
transient current to the base of Q3 to enable 03 to supply the transi-
ent base current to four Q5 transistors.
When the input pulse is applied, capacitor CI stores charge which
is used to turn on Q2 when the input pulse returns to ground. The RI-CI
time constant (34 nanoseconds maximum) is made short as compared to the
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pulse width (greater than 100 ns) so that CI has sufficient time to store
the charge. The value of C] was determined to give fast turn on of Q2 and
to supply sufficient transient current to the base of Q2 to enable Q2 to
provide the required transient current to Q3 and to four Q4 transistors.
After CI ceases to supply base current to Q2, transistors Q2, Q3, Q£, and
Q5 and the circuit returns to its steady state condition.
Resistors R3, RA, RS, R6, R7, and R9 are used to provide steady state
biasing and leakage current paths. The same component derating was used
as in the Bit Timing Pulser. The following is a list of components used
in the circuit shown in Figure 3.
RI 500 ohms +1%
R2 4.42 K ohms ZI%
R3 thru RT,
R9 I0.0 K ohms _+1%
R8 3.01 K ohms _+1%
RIO I .00 K ohms __i%
CI, CA, C5 56 pf +I 0%
C2 43 pf +_10%
c3, c6 27 pf _+10%
Q], Q3, QA 258-NI
Q2, Q6 258-P3
Q5 258-PI
IV. TEST RESULTS
The above circuits were tested using worst case load conditions.
The supply voltages were varied Z10% to simulate worst case supply voltage
variations and resistor tolerances. Except for varying the voltage level
of the output pulse the circuit performance was unaffected.
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1. INTRODUCTION
The Word Current Source is a current regulator circuit which must
drive a tightly-controlled pulse of current of over 700 ma through a
word line. The pulse should have a rise time of about _0o - _50 nsec,
a fal_ time o_ 30 - 40 nsec, and a flat top lasting about 100 - 200
nsec as controlled by the input. Current r_gulation should De within
z5%.
In the past, a word current pulse with a fast leading edge was
used in plated wire memories, and the stored information was sensed
on that edge. However, the reactive nature of the word line has
tended to cause ringing on the leading edge. By sensing information
on the trailing edge, a slow leading edge is permissible. This eases
the problem of regu±ation considerably, since overshoot and ringing
are eliminated.
To drive current down a word line, first the B- and A-Switch
_c turned on, in that order (see Technical Report No. 65 for a ais-
cussion of these switches.) The Word Current Source is thenpulsed.
After the Source is turned off at the end of the pulse, the A- and
B-Swltch ar_ turned off in that sequence. Since the power dissipa-
tion in the system is high when word current flows, it is desirable
to minimize pu±se width variations due, for example, to transistor
storage. The Word Current Source was designed with this consideration
in mind.
2. CIRCUIT DESCRIPTION
It was decided to use a zener regulator for the Word Current So_rce.
Were a fast rise time required, the relative±y long turn-on time of
zener diodes would have caused difficulties. The circuit, as yet
_^ _-_-^ " _ in _ P-! It dissioates no standby power.b_n b_ b_v_, lS LA_ _AA A _ ...... =
Stages Q], Q2, and Q3 provide gain, inversion, and level shifting.
To minimize transistor storage, stages Q2 and Q3 include anti-
saturation diodes DI - D4. (Note that DI and D2 are double-junction
diudes with high forward drop.) Stage Q4 does not affect circuit
operation untxl the trailing edge of the pulse, and may be ignored
for the present. Turning on Q_ causes Q2 and 03 to turn on. This
draws current through the base of Q5 and begins to turn it on. As
this happens, the rate of current rise is limited by the inductance
of the word line. An increasing voltage developing across RI is
limited when it reaches the breakdown of D7. The breakdown of D7 is
selected such that Q5 does not saturate. In this manner, the current
flowing through RI is determined by the zener voltage; and the output
R. Mosenkis
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current of the Word Current Source is (_5 x IRI). Power supply and load
impedance variations do not affect regula%ion.
At the trailing edge of the pulse, QI, Q2, and 0.3 turn off. The
negative-going pulse at Q2 turns Q4 on so that the current through RI
is shunted through Q4. This,plus the turn-off of Q5 (aided by the
energy stored in LI) , result in a rapid fall of word current.
It was necessary to add diode DIO to protect the circuit against a
failure of the _12-v supply or improper voltage sequencing. Without the
diode, if the ?6-v supply were turned on while the _ 2-v source were
still at ground, base current would flow in Q2 through R4 and RT. When
Q2 turned on, Q3 and Q5 would do likewise. The continuous dissipation
in components selected for low duty-factor use could cause permanent
damage.
Resistor R i will be selected to provide the optimum word current as
determined in tests of the memory. If desirable, a temperature-sensitive
resistor can be used either to compensate for the temperature coefficient
of the zener diode or to provide a temperature-dependent word current
amplitude.
3 • PERFORMANCE
Calculations indicate that a current amplitude tolerance of _*4.9%
can be held by using this circuit and the A-Switch designed. This figure
is the end-of-life tolerance at room temperature. It is assumed that
temperature effects will not change with lile and can be compensated
by RI.
The present circuit provides a rise time of about i25 nsec and fall
time of about 30 nsec. There is some overshoot due to the regulation
technique which will have to be corrected.
Nominal dissipation has been calculated for the present circuit.
Since the width of the word current pulse has not yet been determined,
the power is listed as an average value for a maximum information repeti-
tion rate (500 KC), per microsecond o_ word current pulse width.
-3-v supply : I.0 mw/usec
?6-v " : 3.1 mw/us ec
-I2-v " :. I.75 mw/usec
•24-v " : 250 mw/us ec
R. Mosenkis
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I. INTRODUCTION
In order to select one of the 2304 word lines in the 1,400,O00-
bit half-memory, a two-dimensional diode matrix is used. The two
coordinates of the matrix, labelled A and B, are selected through
switches, with the system comprising 24 A-Switches and 96 B-Switches.
Since the memory is sequentially addressed, selection of the A- and
B-Switches is as follows: One B-Switch is selected, and the 24 A-
Switches selected in succession. Then, the next B-Switch is selected
together with the 24 A-Switches in succession, etc.
The 24 A-Switches could be selected by means of a 2A-stage ring
counter, and the 96 B-Switches by a 96-stage ring counter. However,
as shown in Figure I-I, a significant saving in hardware can be
effected by use of a 4 x 6 matrix selection of the A-Switch and a
4 x 24 matrix selection of the B-Switch. This requires the addition
of four A-Drivers and four B-Drivers (actually, one each of these
circuits would have been required anyhow), each one fanning out to
six A-Switches or 24 B-Switches, respectively. Selection of an A-
Switch is therefore accomplished by ten counter stages and four
A-Drivers as opposed to the simple technique of 24 counter stages
and one Driver. Matrix selection of the B-Switch cuts the hardware
requirement of 96 counter stages and one B-Driver dewn to 28 counter
stages and four Drivers. It was decided to connect only four A- or
B-Switches to a counter to minimize capacitive loading on the counter.
Were this restriction not imposed, the B selection would have comprised
20 counter stages and eight B-Drivers. The difference is not significant.
In driving word current down a word line, the proper B- and A-
Switch are turned on by their respective Drivers. This sends a small
current down the word line and charges its capacitance. Then, the
Word Current Source is pulsed. In terminating the word current, the
sequence is reversed.
2. CIRCUIT DESCRIPTION
2.1 General
A basic understanding of the A- and B-Switches may be gained
from Figure 2-I, a simplified diagram. Initially, both Switches were off,
and the word lines are reverse-biased to _12 volts. Turning on the B-
S_itch charges all word lines connected to it tog round potential. When
R. Mosenkis
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base current is supplied to QI of the A-Switch, it flows through the
matrix diode associated with the selected B-Switch. When the Word
Current Source is turned on, its output flows through the collector
of QI and the matrix diode to the word line and B-Switch. The switch-
ing speed of the word current is virtually independent of the switching
capabilities of QI and Q2, since they are both already on when the
Word Current Source is pulsed.
Any noise which appears at the bus joining the 24 word lines
common to a B-Switch is capacitively coupled by all 24 lines to the
plated wires and degrades the signal-to-noise ratio. This effect is
ameliorated by mounting Q2 on the memory plane itself and minimizing
the wiring impedance between the word line bus through the B-Switch to
ground. Also, the B-Switch has been designed to drive Q2 heavily into
saturation, thus minimizing its collector saturation voltage.
2.2 B-Driver and B-Switch
The B-Driver and B-Switch are shown schematically in Figure
2-2. The input to the B-Switch from the Counter is at +12 v when that
Switch is not selected and at ground when it is. The input to the
B-Driver from its counter turns on Q4 and Q5, causing a positive pulse
at the Driver output. This pulse passes through Q3 of the selected
B-Switch and turns on Q2. Resistor R2 provides a charging path for the
word line capacitance and back-biases the unselected matrix diodes.
Diode DI is required to isolate the capacitance of the four B-Switches
connected to each B-Switch Counter from the counter itself. It is ex-
pected that the diode be mounted near the counter if significant wiring
capacitance will exist between the Switch and the counter.
Initially, R6was not included in the B-Switch design.
However, it was found that m short sneak pulse occurred at a B-Switch
output immediately after its counter stage turned off. This was due
to the charging, by the B-Driver pulse, of the capacitance in the base
circuitry of Q3. Beta multiplication of this charging current through
^+-+_,,+a+ Q_ R_stor R6 to +6 voltsQ3 was sufficient to cause an u_ ...........
serves to charge up this capacitance and prevent the sneak. It also
necessitated the addition of diode D2.
2.3 A-Driver and A-Switch
Figure 2-3 comprises a schematic of the A-Switch and A-Driver.
Since the base current of Q1 adds to the word current and must, therefore,
be well regulated, a zener diode is used in the A-Driver. Selection of
the A-Switch by its counter is identical to the B-Switch selection.
R. Mosenkis
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When the A-Driver counter turns Q8 on, it turns on Q7 and breaks down the
zener diode, D5. A precise voltage (VD5 - VBET) is established across R14
and causes a tightly-controlled current to flow through it. This current,
minus base currents of Q6 and Q7 (specified for high beta) and the current
into R9, flows into the base of QI.
Design of the A-S<itch is essentially identical to that of the
B-Switch. Resistor RI is necessary as a leakage path for back-biased matrix
diodes. Since there are only four A-Drivers in the half-memory, resistor
R14 will be selected individually to compensate for initial variations in
zener voltages and base voltage of Q7.
3. CIRCUIT SPECIFICATIONS
3.1 General
Since the circuits are quite straight forward, design equations
and calculations are not presented here. They may be found in the referenced
notebook entries.
Dissipation figures are given for worst case conditions. These
include _+4% voltage and _7% resistor tolerances, except for R14, where,2%
beyond initial tolerance was assumed. The only standby power which is
dissipated is that in R6 of the B-Switch and RIO of the A-Switch. There
are, at all times, four of each switch connected to a selected counter
stage. Dissipation in other circuits exists only when the Driver is pulsed
by the counter. Since pulse widths have not yet been finalized, this pulse
power is listed per microsecond based on a 500 KC information rate.
The current which must be supplied to the Drivers from the
counters and the resultant dissipation is covered in referenced Technical
Report No. 64.
3.2 B-Drlver and B-Switch
Minimum base current to Q2 ........ 100 ma
Maximum dissipation, .6 v (standby, 4 ckts) 0.95 mw total
2 v ........ 25.0 mw/usec
3.3 A-Driver and A-Switch
Minimum base current to QI ........ 75 ma
Tolerance on lword due to A-Driver and
Switch . . . +11 ma
Maximum dissipation, -3 v . . . 18.3 mw/usec
_6 v istand_ 4 ckts) .95 mw total
•12 v ........ 20.2 mw/usec
R. Mosenkis
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The word current tolerance listed above is at room temperature, and
includes current variations through RI.
4. RE_ERENCES
Engineering Notebook 2242 (R. Mosenkis), pp. 39-50
Technical Report #64, "Ring Counter Auxiliary Circuits",
R. Mosenkis, July 30, 1965.
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I •0 INTRODUCTION
The counter discussed in this report represents a slight modification
of that designed for a previous aerospace contract (NAS5-3171). It is a
ring counter whose outstanding feature is low standby power for high drive
capabilities. The circuit is insensitive to passive component value changes
over a wide range, and therefore lends itself to thin film techniques. It
is to be stepped at a maximum rate of 80 usec.
2.0 GENERAL DESCRIPTION OF OPERATION
2.1 Basic Operation
A schematic of several counter stages and their associated circuits
is shown in Figure 2-I. To understand its operation, consider the typical
counter stage indicated in the figure. Transistors _ and 0.2 form a varia-
tion of a silicon controlled rectifier, a device which is usually explained
using a two-transistor analogy. -The major difference is that a fourth
terminal is brought out here. If a positive pulse is applied to the base
of Q2, that transistor will turn on. Current from VI may then flow through
R1 and DI into the emitter of QI" There it will split up into a base and
collector current. The collector current serves as base current for Q2
@xcept for that part of it which flows into R4) while its base current flows
into the collector of Q2 (along with IR2). The two transistors thus latch
up, and the positive pulse which turned Q2 on may terminate. Both _ and
Q2 will remain on as long as the holding current, IRI , is not interrupted.
Turning Q3 on shunts the holding current, IRI , into the collector
of Q3- This leaves-Q 1 without emitter current and, hence; Q2 with no base
current. Since Q2 can no longer accept IR2 , its collector rises towards
VI . This positive-going waveform is coupled through CI to the base of the
Q2 of the following stage. If Q3 turns off at this time, IRI is then
available to serve as holding current for that stage. Thus, the one stage
of the counter which is on propagates down the chain. The only standby
power is that caused by iRI and the IR2 of one _°+_, a +_+_]......of about 6
milliwatts nominally, regardless of the number of stages in the counter.
This is in sharp contrast to a ring counter comprised of conventional flip-
flops, where each flip-flop dissipates power in both states and the total
dissipation is a function of the number of stages.
2.2 High Level Operation
To permit the counter stage to control a high-ctuTent load, the
holding current IRI is augmented by turning on Q& and QS" Two types of
load are to be driven -- one in which the load current flows into the load
and one in which it flows out of the load. Where current is to flow into
the load, the load consists of an NPN transistor whose emitter is grounded
R. Mosenkis
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and whose base is connected across Output I of the counter. In the standby
condition, the current through R 3 os the ON counter stage is about 0.5 ma.
The voltage developed across R 3 is thus some 3.3 millivolts,keeping the
load transistor cut off. When the High Level Drive is pulsed on, IR5 flows
into the Common Anode Line. The only path it finds is through the counter
stage which is passing the holding current, IRI. This higher current flows
into the emitter of _ and divides in the same manner as did IRI with
virtually all of it flowing out of the Q2 emitter. Sufficient voltage is
thus developed across R3 to turn on the load transistor. The value of R 5
is selected to provide _he necessary minimum load current plus the current
through R 3 for maximnm VBE of the load transistor.
The nature of the load which is applied to Output 2 is somewhat
different. Consider a PNP transistor whose emitter is connected to a
source of positive-going pulses of amplitude V. _ If the base of this tran-
sistor is connected through a resistor to ground, a common base stage results.
A load is connected between the collector and ground. If the base resistor
of this PNP were to be connected to a voltage higher than the pulse amplitude
V, instead of to ground, the pulses would not be able to pass through it.
Thus, the DC voltage to which the base resistor is returned serves as a
gate for the pulses. Output 2 of the Counter serves as just such a gate.
With the base resistor of a PNP just described connected to Output 2 of
each counter stage in the string, positive-going pulses are applied to all
emitters simultaneously. Only the one transistor connected to the ON counter
stage will pass the pulses.
Extending this concept, there is no reason why Output 2 of each
counter stage cannot fan out to mor_ than one PNP base resistor. This
will permit two-dimensional matrix selection of the PNP. An example will
serve to clarify the point. Assume that the counter under consideration
consists of ten stages. To Output 2 of each stage are connected (the base
resistors of) four PNP's, a total of forty. The emitters of these are
brought to four sources of positive pulses such that each source feeds one
transistor from each counter stage. Suppose it is desired to drive a
different PNP during each successive memory cycle. With the first counter
stage ON initially, one of the four pulse sources is energized. During
the next memory cycle, the second pulse source is energized; and so on.
After the fourth cycle, the counter is stepped and the four pulse sources
again energized in turn. In this manner, each of the forty PNP transistors
is driven on successive memory cycles. Since the four pulse sources are
energized in rotation, they may be controlled by a four-stage counter of
this same type. Thus, a total of fourteen rather than forty counter stages
is required to select one of forty transistors by means of this two-dimensional
matrix.
R. Mosenkis
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In using Output 2 of the counter stage, resistor R3 is not
needed, and is shorted out.
2.3 Resetting the Counter
The counter is reset by simultaneously injecting base current
into the Q2 of the first stage and drawing out the base current of any
other stage which might be on. It is possible to reset the counter by
a very long step pulse while jamming the first stage ON. This requires
an excessive length of time, however, for the following reason: When
a step pulse turns a stage off, a positive-going pulse of current is
coupled through capacitor CI into the base of Q2 of the following stage,
as described previously. This turns _on _ of that stage. Since the
step pulse is very long, no holding currefit will flow into that ON stage,
and when the capacitively-coupled current ends, that Q2 will turn off
again. The positive-going wave front at its collector will be coupled
into the following stage, turning it on momentarily. Thus, there is a
relaxation form of ripple through the counter. If the first stage is
jammed on, then the ripple-through will end there. The time to reset
is then proportional to the number of stages in a counter string. Since
the time for a ripple through one stage has been observed at about 25 usec,
t1_i_Torm of resetting is not feasible here.
3.0 EQUATIONS AND CA_ULATIONS
3.1 General
Where limit (worst-case) equations are shown, the technique of
sub- and super-bars will be used to indicate minima and maxima, respect-
ively. These limits apply to the absolute magnitude of the parameter,
although the parameter itself is a signed value.
Unless otherwise noted, standard derating factors have been used.
3.2 Standby Operation
The following relationships are evident from an examination of
Figure 2-I:
IE2 = IR2 _ IE1 = IR& (3.1)
IB2 = IE2 =
I _'_2
IB2 = "_IIEI - IRL
R. Mosenkis
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The right-hand portions of 3.2 and 3.3 maybe equated. Since IR4
is almost an order of magnitude less than IEI , little error will be
introduced by the approximation o(IIR4 = IR4. From this, it is
seen that
_I (1 _/2)- I _-
IE1- IRA
From the circuit values, it can be seen that the fractional term in
3.4 is slightly greater than unity. Equation 3.4 gives the current
gain requirements for QI and Qo- If equal demandsare to be madeof
both transistors (i.e., 4 =_)' the required beta of each one is
equal to the right hand portion of 3.4. (This can be shown by substituting
_/(I _ for_< in the equation.) Thus, a beta of less than 3 is required
of QI and Q2 in standby operation.
3.3 High Level Operation
In this section, the amount of additional current which must
be driven into the emitter of Q1 to drive a required load will be
determined.
For a load connected to Output I, the potential at the base of
Q2 will rise by slightly over I volt. The additional current through R4
caused by this may be neglected. Thus, all the added current IEI will
flow through the emitter of Q2"
,% IEI = ILl _- AIR 3 (3.5)
From this, it can be seen that
= 1 (3.6)
a condition which is readily met.
When the load is connected to Output 2, it flows into the
collector of Q_. An increase in IEI is necessary only to provide
additional bas_ current to Q2 o It can be seen from Figure 2-I that
neglecting changes in IRA,
R. M_senkis
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The increase in IC2 is equal to the load current plusAIB1. This second
factor is usually negligible.
Useof equation 3.7 is made in t he reports concerning the various
actual loads.
3.4 Stepping
The stepping of a counter is a rather complex process and is
best designed empirically. A complete descriptive analysis of the step-
ping mechanism is contained in the notebook entries referenced. Suffice
it here to state that the changes between the counter used in the previous
contract and the one discussed here are minor, and that the reliable opera-
tion achieved there is applicable to this project.
4.0 DISSIPATION
The worst-case dissipation in the standby condition will be calculated.
This dissipation is due to IRI , IR2 and IR4. Assume R3 shorted to ground.
_ vl - VD_L-v_! - _ (4.1)
IRI = R1
Substituting the actual values,
_Zl b
IR2=
12.48 - .28 - .05 - .35 = .25 ma
•93 x 51 .I
V-1"1- VCE2 (4.2)
= 12.4s- .o_
•93 x 51.1
= .26 ma
(_.3)
= .3,5 _- ,3.12 =- .025 ma
.93 x 150
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The dissipation is then
= (.25 * .26) 12.48..025 (3.12) = 6.33 mw
5.o
From the equations of operation derived in Section 3, it can be
seen that the steady state operation of the counter -- both in standby
and in the high level modes -- makes very little demand upon component
values and semiconductor characteristics. Only the stepping can cause
difficulties. Since that phase of operation does not i end itself to
rigorous analysis, an empirical design was performed. ' To check this
design, the value of the coupling capacitor, nominally 250 pf, was varied
from 82 to 820 pf without circuit failure. Also, capacitive loading of
Outputs 2 was checked. There is considerable sensitivity to loading at
this point, since capacitance will shunt current needed for turning on
the next stage. For this reason, the diode necessary to protect the
emitter junction of a PNP transistor connected to Output 2 should be
mounted near the counter stage. This will isolate the capacitance of
the transistor and wiring from the counter. With nominal component
values, the counter was operated at a step rate of 26 usec.
6.0 REFERENCES
Engineering Notebook No. 1794, (R. Mosenkis) pp. 72 ff
Engineering Notebook No. 2242 (R. Mosenkis) pp. I-3, 7-8, 26, 28-30,
33-34
Final Report, Reliable Low-Power Thin-Film Spacecraft Memory
(Contract No. NAS5-3171) pp. ii8 ff.
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I . INTRODUCTION
The Low Power Ring Counter discussed in Tec_hnical Report No. 60
employs four auxiliary circuits. These are the Stepper, the High Level
Driver, the Reset Circuit, and the Level Shifter. Of these, the first
three are required to operate a single ring counter, while the last is
used when one ring counter is to be stepped whenever a second counter
reaches a predetermined count. This would be done where the two counters
form a two-dimensional matrix so that an M-stage counter and an N-stage
counter drive (M x N) loads.
A block diagram of two ring counters showing the auxiliary circuits
is shown in Figure I-i.
2. DESCRIPTION OF OPERATION
2.1 Stepper Circuit
The circuit used to step the ring counter is shown in Figure 2-].
Stepping is accomplished by turning on QI for about 3 microseconds. For
a full description of how this steps the counter, see the Ring Counter
report. Capacitor CI serves two functions; it provides the counter some
immunity to noise on the Co_on Anode Line and it provides a long fall
time to the Step pulse. This increases the reliability of the counter.
2.2 High Level Driver
The function of the High Leve± Driver, shown schematically in
Figure 2-2, is to pump additional current into the ON counter stage,
thus enabling it to drive a heavier load. In one case where the added
current required is small, it was necessary to include R5 to hold Q2 off
under worst case conditions. In all other cases, R5 is cmitted, the sum
of R6 and R7 being sufficient to serve the purpose. The input pulse is
derived from a Delay Flop whose output has a 2 K ob_ resistor to ground.
Holdoff of 0_3 is thus ensured.
Five ring counters are used in the memory system, each driving
a different load. Coincidentally, two of these loads are nearly identi-
cal, so that only four distinct designs were required.
2.3 Reset Circuit
it is desired to reset all ring counters at once. This is
accomplished by turning off the ON stage of each counter while jamming
the first stage of each counter ON. These two _,rocesses are referred
R. Mosenkis
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to as Clearing and Setting, respectively. Since the Clear input to each
counter stage contains a diode, it is possible to bus them together, and
to clear all five counters from a single point. The Set line of the
counters must be isolated, though, by diodes in the Reset circuit.
The Reset circuit is shown in Figure 2-3. Since setting a
counter requires that current be driven into its first stage, separate
resistors are needed to limit the current to each counter. The input
to the Reset circuit is derived from a Delay Flop which supplies current
at the high (+6 v) level. The input to the QA stage is capacitively
coupled as a simple expedient for obtaining a level shift. This tech-
nique is feasible because Q4 need be on for only a short time.
2.4 Level Shifter
A schematic of the Level Shifter is shown in Figure 2-4. Its
input is connected to the output of the last stage of a ring counter,
and swings from ground to 712 volts. When that counter stage is ON,
the Level Shifter input is at ground, so that Q5 is on, and Q6 off.
When the counter stage turns OFF, its output rises to _12 volts, turning
Q5 off and Q6 on. The positive-going wavefront at the collector of Q6
triggers the delay flop connected to it, the output of that delay flop
generating the Step pulse for the next ring counter. Thus, whenever
the last stage of the first counter turns OFF, the second counter is
stepped.
The first stage of the Level Shifter was designed to minimize
the loading on the counter stage to which it is connected. The second
stage provides a low impedance source of trigger current to the delay
flop it drives. Of all the counter auxiliary circuits, the Level
Shifter is the only one which dissipates power in the standby condition.
3. CIRCUIT SPECIFICATIONS
Presented in tabular form are input and output specifications for
the circuits described. These are worst case figures with the Input
current being the maximum which will be required, and the output current,
the minimum which is supplied.
Power dissipation is also included in the figures, broken down between
the two power supplies. These figures are worst case, end-ef-life. For
circuits which do not dissipate any standby power, the figure is given
per microsecond of input pulse width, based on a maximum system repetition
rate (500 KC). Since the timing of the circuits has not yet been finalized,
this is the best form for the power information. Once the pulse width has
R. Mosenkis
Whitpain
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been ['inalized, it is multiplied by the mw/usec given in the table to
yield the average power dissipation. Since the Reset circuit is operated
only at the start of a memory command, a time when other circuits are not
operated, its average power is truly negligible, and nas not been listed.
For the Level Shifter, the dissipation is a standby, steady state figure.
All calculations assume _4% power supply tolerance ands7% resistor
toierance.
Circuit
Stepper
High Level Driver - I
-2
-3
-4
Reset
Input i Output Dissipation
Current I Current _6v _I 2v
0.31 ma 0.26 ma t 0.024
mw/usec
Level Shifter
.22
.30
.60
.34
1.3
8.6
30.0
12.6
.017
.24
.47
.27
4.5 .50 (set)
2.5 (clear)
.11
Nil
J.i5 mw
(Note I)
.37 mw/usec
2.38
7.73
2.98
Nil
(Note 2)
Notes: I.
2.
4. REP]_RENCES
Dissipation in RI included in Ring Counter.
Standby power. All others are per microsecond pulse wldth.
Since all circuits described in th_s report are of a very simple nature,
calculations have not been included here. The fo±lowing notebook references
contain ail pertinent calculations and derivations:
Engineering Notebook #1794 (R. Mosenkis), p. 72
Engineering Notebook #2242 (R. Mosenkis), pp. 26, 33, 51-57, 59-60.
Also pertinent is Technical Report No. 60, "Low Power Ring Counter°"
R. _senkis, _hy 28, i965.
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APPENDIX II
COMPONENT PARTS LIST
CIRCUIT LIST
Contract No. NAS5-9518
Ty e
Buffer Register
Counter Inverter
Counter Pulser
Pulse Amplifier
Pulse Gate
Information Counter
Information Counter Stepper
Output Buffer
Output Flip-Flop
Logic Inverter
Logic Gate
Pause Flip-Flop
Delay Flop
Differential Amplifier
Read Amplifier Output
Bit Driver
Bit Driver Output
Bit-Sense Matrix
Information Register
Ring Counter
B-Switch
B-Switch Driver
A- Swi t ch
A-Swi tch Driver
Word Current Source
Ring Counter Stepper
Ring Counter High Level Driver
Ring Counter Reset
Ring Counter Level Shifter
Bit-Sense Matrix Driver
Dummy Matrix Driver
Bit Timing Pulser
Bit Power Pulser
Read Gate Pulser
Drawing No.
R58-001
-002
-003
-004
-005
-006
-007
-008
-009
-010
-Oil
-012
-014
-O15-A
-O15-B
-O16-A
-O16-B
-017
-018
-019
-020
-021
-022
-023
-024
-O25
-026
-027
-028
-029-A
-029-B
-030
-031
-032
No. ReQuired
4
4
28
5
14
14
2
1
1
2
2
1
20
40
40
40
4O
140
4O
27
96
4
24
4
1
5
5
1
4
16
2
1
1
1
Thin Film
Circuit Type
P-HC-06- i
P-HC-06-2
P-HC-02
P-HC-03
P-HC-04
P-HC-05
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PARTS LIST
Contract NAS5-9518
ACTIVE OOM_ONENTS
None of the active components listed in the attached Tables
are listed on the GSFC preferred parts list.
PASSIVE C0_ONENTS
All of the listed passive components are on the GSFC preferred
parts list.
Submitted: 6/29/65
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TRANSISTORS
Type T?tal MfK_
258-NI 351 M_torola
Mfg.
Type
2N2501
Maximum Specified Maximum Applied
Rating Streps
BVcBo 40V 12V
BVEB0 6V 3V
PD @ 80oc 250 mw 6 mw
258-N2 201 Motorola 2N3493 BVcB0 12V 4V
PD @ 80oC I00 mw 0.6 mw
258-N3 16 Fairchild 2N3302 BVcBo 6or 24V
BVEBO 5V 3V
PD @ 80Oc 250 mw llmw
258-N4 96 Fairchild 2N3302 HVCE S 30V 12V
(To-46)
258-PI 12 Motorola 2N3251 BVcB 0 40V 12V
BVEB0 5.6V 3V
PD @ 80oC 250 mw l.Omw
258-P2 103 Fairchild 2N3504 BVCm (Sust.)45v 12v
BVEBO 5.0V l.OV
PD @ 80oC 280row l.Omw
258-P 3 75 Fairchild 2N2894 F_,CB0 _o_, 6V
PD @ 80°C 250 mw l.Omw
258-P4 61 Fairchild 2N3209 BVCBO 20V 12V
PD @ 80°C 25Crow l.Omw
258-CI 840 Motorola SL-I SVEBO 6.0v 3V
PD @ 80°C lOOmw .05row
258-C2 840 Motorola SL-45 BVEBO 5.5V 3V
PD @ 80°C I00 mw .05row
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DIODES
Type
258-DI
258=D2
258-D3
258-D4
Mfg.
Total Mfg_ .. .Type
1500 Micro- IN3207
Semiconductor
138 General IN4156
Electric
28 General IN4453
Electric
Motorola 1NVS1A
(Zener)
Maximum Specified Maximum Applied
Rating Stress,
BV @ iOO ua. 60V 12V
PD @ 80°C 140row l.Omw
BV 2OV 3V
PD @ 80°C 2_-a_Dmw n_._-=-'"
BV 20V 6.0V
PD @ 80°C 280mw 0.3mw
BY 5.85V 5.85V
PD @ 80°C 25Omw 0.5mw
11-4
P_E$IST0 P_5
T_pe
CHM-5
Thin
Thin
Film
Total
1245
1322
252O
Mfg_
Electra
CTS
Halex
Mfg.
CHM-5
Cermet
Nichrome
Maximum Specified
Rating
1/8 watt @ 125°C
O
P 25 mw @ 80 C
P 5row@ 80°C
Maximum Applied
Stress
lOmw
l.Omw
1. Omw
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C_ACITORS
Type Tota_ Mfg,
Glass 239 Corning
Ceramic 5 Vitramon
Tantalum 18 Sprague
Thin 414 CTS
Film
Mfg.
Type
CYFR-IO
VK
350D
Ceramic Chip
Maximum Specified
:a_tln_s
500V
200V
20V
25V
Maximum Applied
Stress .....
24V
15V
12V
II-6
TRANSFORMERS
rvne Total Mfg.
258-TI 40 UNIVAC
25_-T2 18 UNIVAC
Inductor I De!evan
Mfg.
Type
258-TI
258-T2
1537
Maximum Specified
R_tings
300VDC
300VDC
250V
Maximum Applied
,,_.tings
12V
12V
24VAC
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APPENDIX III
SPECIFICATIONS FOR HYBRID CIRCUITS AND SEMICONDUCTORS
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RE_U,I RE ME NT S :
GENERAL: HYBRID INTEGRATED CIRCUIT (BIT DRIVER)
PHYSICAL:
CONSTRUCTION: CONFORMAL EPOXY COATED OR EPOXY-FILLED
PRE-MOLDED PLASTIC CASE
MARKINGS: UNIVAC PART NO., LEAD IDENTITY, EIA DATE CODE AND
VENDOR IDENTIFICATION ON TOP OF UNIT
TERMINALS: TINNED COPPER
TERMINAL STRENSTH: PER MIL-STD-202C, METHOD 211, CONDITION A(3 LBS._ AND COND,TION D
ELECTRICAL: (AT 25 +20C AMBIENT):
TRANSISTORS: PER 258-N1
DIODES: PER 258-D1
RESISTORS:
D.C. RESISTANt.E: SEE SCHEMATIC
RESISTANCE TOLERANCE: ±1%
TEMPERATURE COE rr IC lENT £BETWEEN _20._.0C AND ..fi80__Oc1_ -+350 PPMIOc MAX.PO,ERRATING,z__i.oL.__,sENCAPSU'ATED:25 MWPERRESISTOR
MODULE: INSULATION RESISTANCE_ ANY PIN TO CASE AT IOOV DC 5OK MEG OHMS
ENV IRONMENTAL:
OPERATING TEMPERATURE RANGE: -20Oc TO +80Oc
S T OR AGE TEMPE R_quI__[IE!___[IILs..OURsZ_:÷150Oc
RELATIVE HUMIDITY: 100_ R.H. p INCLUDING FROST OR WATER CONDENSATION.
TEMPERATURE CYCLING: MUST MEET REQUIREMENTS OF MIL-STD-202, METHOD
107A, CONDITION A TEXCEPTION: _ 1 MINUTE BETWEEN TEMPERATURE
EXTREMES). TEST PER TEST SPECIFICATION.
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Reuuirements :
Gener_l: Hybrid Integrated Circuit (Bit Sense Matrix)
Physical:
Cop_tr_cticn:
Mechanical Option A: Epoxy-Filled Pre-Molded Plastic Case
Mechanic_l Option B: Hermetically-Sealed Gold Plated Kovar Case
Markings: UNIVAC Part No., Lead Identity, EIA Date Code, And Vendor
Identification On Top Of Unit
Team.s:
M@c_amic_l Option A: Tinned Copper
Mechanical Option B: Gold Plated Kovar Leads
Te_ _S%ren_th: (Mechanical Option A Only) _st Meet MIL-STD-202C,
Method 211, Condition A (3 Lbs.) and Condition D.
_lectrical (At 25°C +2oc Ambient):
TFansi_tors: Per 258-CI (NPN; Per 258-C2 (PNP)
R_istors:
D. C. Resistance: (See Schematic)
Rgpistance Tolerance : +1%
N_T. T_m_er_t_re Coefficient (Between-_O°C And +80°_):
+_350 PPM/°C; (2.36K Ohms Units Matched To +_50 PPM/°C Max.)
Min. Power Rati_ At 80°C. As EacaDsulated: 25 MW Per Resistor
T---1_tio_ Resistance. Pm_ Pin To Case At I00 VDC: 50K Meg O_s Min.
Operatiz_ Tenperature Range: -20°C To +80°C
StoraEe Temperature Rann: (48 Hours) +150°C
Relative Humidity: 100% RH, Including Frost Or Water Condensation
Temperature Cyclimg: _st Meet Requirements Of MIL-oTD-202, Method
IOTA, Condition A (Exception: _ I Minute Between Temperature
ExtremeS. Test Per Test Specification.
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ELECTRICAL TEST SPECIFICATIONS:
THE TERMINAL NUMBERS CORRESPOND TO THOSE SHOWN IN THE SCHEMATIC.
I . LEAKAGE CURRENT TEST
GROUND TERMINALS 1 THRU 10
A) APPLY +3 VOLTS TO TERMINALS 11 AND 14.
SHALL NOT EXCEED 180 NADC.
B) APPLY -3 VOLTS TO TERMINALS 12 AND 13.
SHALL NOT EXCEED 180 NADC.
THE SUPPLY CURRENT
THE SUPPLY CURRENT
I I. LARGE CURRENT SATURATION TEST
GROUND TERMINALS 1 THRU 7
A) APPLY +6 VOLTS TO TERMINAL 12 AND --6 VOLTS TO TERMINAL 11.
TERMINALS 13 AND 14 ARE FLOATING. WITH ¢30 MA DC CURRENT APPLIED
TO TERMINALS 89 9 OR 109 THE VOLTAGE AT TERMINALS 89 99 OR 10 SHALL
NOT EXCEED ¢0.35 VOLTS.
B) REPEAT I I (k) WITH +6 VOLTS APPLIED TO TERMINAL 13, -6 VOLTS
APPLIED TO TERMINAL 149 AND WITH TERMINALS 11 AND 12 FLOATING
III. SMALL SIGNAL RESISTANCE TEST
GROUND TERMINALS 1 THRU 7
A) APPLY +6 VOLTS TO TERMINAL 12 AND -6 VOLTS TO TERMINAL 11.
TERMINALS 13 AND 14 ARE FLOATING. WITH A SMALL SIGNAL CURRENT
(/---- IOOFA) FLOWING BETWEEN TERMINAL 8, 9 OR 10 AND GROUND 9 THE
SMALL SIGNAL RESISTANCE BETWEEN TERMINAL 89 99 OR 10 AND GROUND
SHALL NOT EXCEED 15 OHM.
B) REPEAT I ! ! (A) WITH +6 VOLTS APPLIED TO TERMINAL 13, -6 VOLTS
TO TERMINAL 14, AND WITH TERMINALS 11 AND 12 FLOATING.
NOTE: UNIVAC WILL SUPPLY A TEST FIXTURE FOR TEST I I I AT THE
I
MANUFACTURERS OPTION.
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RE_REMENTS:
GENERAL: HYBRID INTEGRATED CIRCUIT (FLIP FLOP)
PHYSICAL:
CONSTRUCTION: CONFORMAL EPOXY COATED OR EPOXY-FILLED
PRE-MOLDED PLASTIC CASE
MARKINGS: UNIVAC PART NO. _ LEAD IDENT ITYI E IA DATE CODE AND
VENDOR IDENTIFICATION ON TOP OF UNIT
TERMINALS: TINNED COPPER
TERMINAL STRENGTH: PER MIL-$TD-202C, METHOD 211, CODITION A (3 LBS.)
AND CONDITION D
ELECTRICAL _. 2_ _2Oc AMBIENT),"
TRANSISTORS: _"R 2_8=RT
DIODES: D1, D2: PER 258-D2
OTHERS: PER 258-D1
RESISTORS:
_,_G&_E_S/81_EE z SEE SCHEMATIC
RESISTANCE TOLERANCE: ±1% -20Oc AND ¢80OcTEMPERATURe. COEFFICIENT _BETWEEN ............ _: _350 PpM/Oc MAX.
POWERRAT±e!__!__E_____E_C_LATED: 25 .W .,N. PER RES,STOR
CAPACITANCE AT IMG: SEE SCHEMATIC
EAP_CITANCE_ TOLERANCE: _10_
D.C. VOLTAKE: 25V MIN.
DISSIPATION FACTOR AT lUG: 1% MAX. -
T_MPERATURE COEFFICIENT I_!WEEN -2DUG AND .E80Oc1= 500 PPM/OG MAX.
MODULE: !N__S_LAT_2N_E_S_!I_!_NEEA__NY PIN TO CASE AT 100 VDC: 50K MEG OHMS
ENV IRONMENTAL;
OPE__RATING TEMPERATURE RANGE: -200C TO +80Oc
,.SSTORAGE _.TE.MPERATURE RANGE : (48 HOURS ) +1500C
RELATIVE HUMIDITY: 100_ RHp INCLUDING FROST OR WATER CONDENSATION
TEMPERATURE CYCLING: MUST MEET REQUIREMENTS OF MIL-STD-202, METHOD
10?A, CONDITION A (EXCEPTION: _. 1 MINUTE BETWEEN TEMPERATURE
EXTREMES). TEST PER TEST SPECIFICATION.
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-- Electrical Tests:
-- Point A +5 Volts
r Point B Ground
i
(All Switching Speeds ,,,
measured with probe -
input impedance of
I0 meg. shunted b_ a
maximum of 9 uuf.
ALL Y=,x Po,,,+s Opeh
U.less Speci_ iccl)
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R_IISIONS
EIII O[IIClIIPTION
ADO.C#L _uFo.
DATI[ CNK AP_
@@
I
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Flip-Flop should set and reset with the maximum pulse width specified as inputs
at points D and E.
Note I: A diode should be placed in series with input E for all tests.
Connect anode to Point E.
I UNLESS OTHERWISE III_CI FI[O
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POINT A +5
POINT B GROUND
;_ POINT C +12
POINT K 10K OHMS TO GROUND
PO I NT D +12
POINT I GROUND
,v. 1
REVtSIONS
KKIIIPIr| _T| ON! IPP !
DE£E'TEZ_ TEST 7-,#
OUTPUT AT POINT K < .6 VOLTS
THE PULSING Olr INPUT Ir FROM 0 TO +12 VOLTS FOR 1.0 ±0.1FSEC
SHOULD NOT EFFECT OUTPUT K.
POINT A _5
POINT B GROUND
POINT C ±12
POINT K 10KQ TO GROUND
OUTPUT AT POINT K_ 2.5 VOLTS
THE PULSING OF INPUT Ir FROM 0 TO +12 VOLTS FOR 1.0 ;:I:0.1FSEC
SHOULD NOT EFFECT OUTPUT K.
CONNECT 10KQ RESISTORS BETWEEN +12V AND POINTS G AND No GROUND
POINT B. THE TOTAL CURRENT FROM THE +12-VOLT SUPPLY SHALL NOT
EXCEED 0.1FAMP.
imlm= _ NIIeW_I_
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ELECTRICAL_MECHANICAL OPTION B
MECHANICAL OUTLINE
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REQUIREMENTS_= (OPTION A OR B)
GENERAL: HYBRID INTEGRATED CIRCUIT (COUNTER STAGE)
PHYSICAL:
CONSTRUCTION: CONFORMAL EPOXY COATEDp OR EPOXY-FILLED PRE-MOLDED
PLASTIC CASE
MARKINGS._ UNIVAC PART N0, _ LEAD IDENTITYj E IA DATE CODE r AND VENDOR
IDENTIFICATION ON TOP OF UNIT,
TERMINALS: TINNED COPPER
TERMINAL STRENGTH: MUST MEET MIL STD-202C_METHOD 211p CONDITION A
--T3 LBS._ AND CONDITION D
ELECTRICAL: (AT 25 +2°c AMBIENT)
TRANSISTORS: Q1, (_3 - PER 258 - P1; Q2, Q4 - PER 258 - N1
DIODES: PER 258 - D1
RESISTORS: (SEE SCHEMATIC FOR D,C, VALUES)
TOLERANCE : +3%
TEMPERATURE COEFFICIENT: (BETWEEN -20Oc AND +80Oc): +350PPM/°c MAX.
POWER RATING AT 8_O_j. AS_ENCAPSULATED: 25MW PER RESISTOR
CAPACITORS: (SEE SCHEMATIC FOR VALUE AT 1KC)
TOLERANCE : "1"5%
D.C. VOLTAGE RATING: 25V MINIMUM
LEAKAGE CURRENT AT _V_DCjI._80°c_ O.1p, A MAXIMUM
DISSIPATION FACTOR AT 1KC: 2.5% MAXIMUM
TEMPERATURE COEFFICIENT: (BETWEEN -20°c AND +80OG): -75OPPM/°c MAX.
MODULE: INSULATION RESISTANCE_ ANY PIN TO CASE AT 100VDC: 50K MEG O
ENVIRONMENTAL :
OPERAT ING TEMPERATURE RANGE : -20Oc TO +800C
STORAGE TEMPERATURE RANGE: (48 HOURS) +150Oc
RELATIVE HUMIDITY: 1OO% RH, INCLUDING FROST OR WATER CONDENSATION,
TEMPERATURE CYCLING: MUST MEET REQUIREMENTS OF MIL-STD-202, METHOD
107A, CONDITION A [EXCEPTION: _ 1 MINUTE BETWEEN TEMPERATURE
EXTREMES), TEST PER TEST SPECIFICATION.
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ELECTRICAL TEST SPECIFICATIONS: (AT +25 _2Oc)
A. OPTION A TYPE MODULES:
1• THE COUNTER STAGE SHALL BE TESTED IN GROUPS OF FOUR STAGESp
(FOUR MODULES) INTERCONNECTED SO THAT TERMINAL E OF EACH STAGE IS
CONNECTED TO TERMINAL B OF THE FOLLOWING STAGE. TERMINAL E OF THE
FOURTH STAGE CONNECTS TO TERMINAL S OF THE FIRST STAGE. ON EACH
STAGE, CONNECT A IN3207 DIODE BETWEEN TERMINAL D (ANODE) AND TERMINAL
G (CATHODE). CONNECT THE TEST CIRCUIT TO THE STAGES UNDER TEST AS
INDICATED IN FIGURE 1• CONNECT TERMINALS F TO +12 VOLTS D.C.;
TERMINALS H TO -3 VOLTS D.C.; TERMINALS G TO GROUND. THE OUTPUT OF
EACH STAGE IS VIEWED AT TERMINAL d.
2. ENERGIZE INPUT I I I AS INDICATED. AFTER 150 USEC. BEYOND THE FALL
OF THE INPUTp THE OUTPUT OF STAGE ONE SHALL BE AT LESS THAN +0.6 VOLTS
THE OUTPUTS OF ALL OTHERS STAGES SHALL BE AT +12 VOLTS.
3. ENERGIZE INPUT I ONCE AS INDICATED• THE OUTPUTS OF STAGES ONE,
THREE AND FOUR SHOULD GO TO +12 VOLTS AND THE OUTPUT OF STAGE TWO
SHALL BE 0.6 VOLT. UPON SUCCESSIVE APPLICATIONS OF INPUT I THE
STAGE WITH A LOW OUTPUT SHOULD PROGRESS TO STAGES 3_ _p 1ETC• ONLY
ONE STAGE AT A TIME SHALL HAVE A LOW OUTPUT IN THE STEADY STATE
CONDITION. THIS SHALL BE TESTED AT STEP RATES OF ?0 USEC. AND 1MSEC.
_. ENERGIZE INPUT I I WHILE VIEWING THE STAGE WITH LOW OUTPUT. THIS
SHOULD BE DONE NOT LESS THAN 15 USEG. AFTER THE APPLICATION OF
INPUT I. WHILE INPUT I I 18 ENERGIZED, A STEP IN THE OUTPUT OF THAT
STAGE OF AT LEAST +O.SV MUST OCCUR. AFTER INPUT I I FALLS, THE SYSTEM
SHALL NOT HAVE CHANGED STATE. REPEAT THIS TEST FOUR TIMES TO CHECK
EACH OF THE FOUR STAGES.
a. OPT I_ld la yvl:c u_, --,"_ -
1. SAME AS 1 ABOVE EXCEPT AS FOLLOWS (TWO MODULES, _ STAGES):
CONNECT TERMINALS E TO TERMINALS B I OF SAME MODULE_ El OF FIRST MODULE
TO B OF SECOND, E I OF SECOND TO B OF FIRST• ADD IN3207 DIODES BE-
TWEEN D I (ANODE) AND Gp AND D (ANODE) AND G OF EACH MODULE, OUTPUT
IS VIEWED AT d AND dl ,
2-_ SAME AS ABOVE.
--- -- --I U N I V
l
I mmmm im
gem
.'--" I ,"" I .""
C IRCUITp INTEGRATED
HYBRID
-- u, -______,,,,I .I"- P-HC-05
III-20
o I
I I
I I I
ELECTRICAL TEST SPECIFICATIONS:(CONT.)
C. OPTION A AND B TYPE MODULES
PERFORM THE FOLLOWING TEST ON EACH MODULE INDIVIDUALLY; CONNECT
TERMINAL G TO GROUNDj TERMINAL F TO +12V, TERMINAL H TO -3V AND
TERMINAL A THROUGH 5KQ TO +2V, IN APPLYING THE VOLTAGES_ TURN
ON THE +2V LAST_ AND BRING IT UP SLOWLY. IF THE CURRENT DRAWN
FROM THE +2V SUPPLY EXCEEDS 0.1 MA_ THEN MOMENTARILY SHORT
TERMINAL B (AND B ! OF OPTION B MODULES) TO -3V. READ THE LEAKAGE
CURRENT WHICH FLOWS THROUGH TERMINAL H. IT MUST NOT EXCEED 0.05
MICROAMPERES FOR OPTION A MODULES OR 0.10 MICROAMPERES FOR OPTION
B MODULES.
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REQUIREMENTS:
GENERAL: HYBRID INTEGRATED CIRCUIT (PULSE AMPLIFIER)
PHYSICAL:
CONSTRUCTION: CONFORMAL EPOXY COATED, OR EPOXY-FILLED PRE-MOLDED
PLASTIC CASE
MARKINGS: UNIVAC PART NO. LEAD IDENTITY, E IA DATE CODE AND VENDOR
IDENTIFICATION ON TOP OF UNIT
TERMINALS: TINNED COPPER
TERMINAL STRENGTH: MUST MEET MIL-STD-202C, METHOD 211, CONDITION A
--T'3' LBS.T AND CONDITION D
ELECTR ICAL_LAT_2_ "_2Oc AMB lENTO._:
TRANSISTORS: _1--Q4, QT-PER 258-N2p Q5--PER 258-P1; Q6-PER 258-N1
DIODE : PER 258-D1
RESISTORS: (SEE SCHEMATIC FOR D.C. VALUES)
TOLERANCE : +1%
TEMPERATURE COEFFICIENT _BETWEEN - 20Oc AND +80Oc): +350 PPM/°c MAX.
DISSIPATION RATING AT 80uC AS ENCAPSULATED: 25 MW MIN. PER RESISTOR
CAPACITORS (SEE SCHEMATIC FOR CAPACITANCE VALUES)=
_81PF AT 1MC; :_200PF,AT 1KC
TOLERANCE : +10_
D.C. VOLTAGE RATING: 25V MIN.
TEMPERATURE COEFFICIENT (BETWEEN -20Oc AND +80Oc):
__81PF: ±300PPM/ c MAX; _200PF: ¢5% MAX.
DISSIPATION FACTOR: _ 81PF: 1.0% MAX., _ 200PF: 2.5% MAX.
MODULE: INSULATION EES/ST_.ANCEjL AN.Y PIN TO CASE AT 100 VDC: 50K MEG OHMS
ENVIRONMENTAL :
OPERATING TEMPERATURE RANGE: -20Oc TO +80OG
STORAGE TEMPERATURE RANGE LJ+8 HOURS1_: +150Oc
RELATIVE HUMIDITY: 100_ RHj INCLUDING FROST OR WATER CONDENSATION
TEMPERATURE CYCLING= MUST MEET REQUIREMENTS OF MIL-STD-202, METHOD
107A, CONDITION A (EXCEPTION= _ 1 MINUTE BETWEEN TEMPERATURE
EXTREMES). TEST PER TEST SPECIFICATION.
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!ELECTRICAL TESTS (25 _2Oc AMBIENT):
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A. CONNECT MODULE HALVES: X TO X I , Y TO ylp Z TO Z I . GROUND H, I, d,
L AND M. APPLY +3.C)V TO WYJ_ AND K, -SV TO ZZ I , AND 0V TO XX l,
CONNECT A 100 OHM RESISTOR BETWEEN TERMINALS D AND E. CONNECT
THE OUTPUT TEST CIRCUIT. THE FOLLOWING TESTS ARE TO BE CONDUCTED
AT ROOM TEMPERATURE _
I. APPLY +6 VOLTS TO TERMINAL G. CONNECT THE INPUT TEST
CIRCUIT TO THE CiRCUiT UNDER TEST,
A) APPLY A POSITIVE 1.Z+V INPUT TO TERMINAL I OF THE INPUT
TEST CIRCUIT. THE APPLICATION OF THE INPUT SHALL CAUSE
AN OUTPUT AT TERM INAL G AS SHOWN IN THE WAVESHAPES FOR
TEST I.
B) REPEAT (A) APPLYING W NEGATIVE 1.4V INPUT TO TERMINAL (2)
OF THE INPUT TEST CIRCUIT.
C) APPLY k POSITIVE ?.0 VOLT INPUT TO TERMINALS (1) AND
(2) OF THE INPUT TEST CIRCUIT. THE APPLICATION OF THIS
INPUT SHALL CAUSE NO OUTPUT AT TERMINAL G.
II. GROUND TERMINAL C. APPLY k 2 VOLT POSITIVE PULSE TO TERMINAL
A. THE WIDTH OF THE INPUT PULSE IS 100 NS., :1;10 NS, AND THE
RISE AND FALL TIME ARE LESS THAN 10 NS. THE APPLICATION
OF THE INPUT PULSE SHALL CAUSE NO OUTPUT AT TERMINAL G.
_. _. v;_,:T HALF: P-HC-06-1
GROUND TERMINALS H AND I. APPLY -_V TO Zp ÷_V TO W AND Kp
AND +6V TO X. THE CURRENT FLOWING (A) FROM Z SHALL NOT
EXCEED _50FA t (S) INTO tl AND K SHALL NOT EXCEED 230FA , AND
(C) INTO X SHALL NOT EXCEED I_OFA.
II. SECOND HALF: P-HC-06-2
GROUND TERMINAL L. APPLY -3V TO Z I , +_V TO Wt AND +6V TO X I .
THE CURRENT FLOWING (A) FROM Z o SHALL NOT EXCEED 120FA , (B)
INTO W 0 SHALL NOT EXCEED 120FA, AND (C) INTO X I SHALL NOT
EXCEED 1FA.
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SPECIFICATION SHEET
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Transistors for testing to this procedure shall be Fairchild Type 2N3302.
Outline: TO-18
CHARACT_RI STIC (conditions)
I. Collector-Emitter Sustaining Voltage
(IC = 10 mA, pulsed, IB = 0)
2. Emitter-Base Breakdown Voltage
(IC = 0, IE= 10 uAdc)
3. Collector-2_mitter Saturation Voltage
(IC = 500 ma., IB = 50 ma.)
4. Base-Emitter _aturation Voltage
(IC= 50oaa., IB= 50ma.)
5. DC Pulsed Current Gain
(IC = 50OmA., pulsed, VCE = 5V)
SYMBOL
Vc2D (_st.)
BV_BO
VCE (_at.)
VBE (aat.)
hFE
LIMITS
HIN. iHAX,
I
30
5.0
.53
1.35
5O
I UNITSVdc
, Vdc
f
L
I
• gdc
Vdc
UC)I -596 22/31 -02 9/63
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Transistors for testing to this procedure shall be Fairchild Type 2N3504.
Outline: TO-18
LIMITS
CHARACTERISTIC (conditions)
I. Collector-Emitter Sustaining Voltage
(IC = I0 mA., pulsed, IB = O)
2. Emitter-To-Base Breakdown Voltage
(IE = I0 uAdc, I = O)
3. Collector-Emitter Saturation Voltage
(IC = 60 mAdc, IB = 2.0 mAdc)
4. Base-Emitter Saturation Voltage
(IC = 60 mAdc, IB = 2.0 mAdc)
SYMBOL
VC_0 (Sust)
BVEBO
VC_ (Sat.)
VBE (Sat).
MIN_
-45
-5.0
MANe
-0.20
-O.95
Vdc
Vdc
Vdc
Vdc
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Diodes purchased for testing to this procedure shall be MicroSemiconductor Type IN32OV.
ELECTRICAL TESTS:
CHARACTERISTIC Cond tions
Reverse Current (VR = 20V dc)
Forward Voltage (IF = 200 uAdc)
(IF = 5 uAdc)
(I_= 1o _Adc)
_[MBOL
IR
VF .45
.3O
.65
LIMIT
.05
.55
.75
uAdc
Vdo
Vdc
Vdc
1._1-596 22/31.02 9/63
W I_A I Vl,_L,,,
• * 0Iv • u_ of mleuaunlv mAmO anlomPmnAv0o_
Diode 258-D_.22
SPECIFICATION SHEET
Diodes purchased for testing to this procedure shall be General Electric Type IN4156.
ELECTRICAL TESTS:
CHARACTERISTIC (Condition_)
Forward Voltage (IF = IO ua)
(zF = IOO ua)
SYMBOL
VF
LIMI.____T
UNITS
Vdc
1.22 Vde
III-32
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Transistors purchased for testing to this procedure shall be _Storola Type 2N2501.
Case : TO-18
ELECTRICAL TESTS:
le
e
e
o
CHARACTERISTIC (Conditions)
Collector-Baitter Breakdown Voltage
(IC = 30 ma., IB = O, Pulsed)
Collector Leakage Current
(VcE = 12V, RBE = I00 K Ohms)
Emitter-Base Breakdown Voltage
(IE= I0 uAdc, IC = O)
Emitter Leakage Current
6 Vdc)
5. DC Forward Current Transfer Ratio
o
e
e
(IC = 0.6 mA, VCE = 0.3V)
(IC 50 mA, VCE = O.35V)
Collector-Emltter Sa_uzation Vo!tag-
(IC = 0.2 mA, IB = 0.02 mA)
Base-Emitter Saturation Voltage
(IC = 0.2 mA, IB = 0.02 mA)
Charge Storage Time Constmnt
(IC = IBI = IB2 = lO mAdc, refer
to Motorola data sheet, 2N2501
for test circuit schematic).
SYMBOL
BVCS0
ICEX
BV_B0
IEB0
hFE
VC_L (Sat)
VBE (Sat)
2O
3O
3O
LIMIT
MAX?
3O
3O
Ue_
0.7
15
UNITS
Vdc
nAdc
Vdc
nAdc
Vde
Vdc
nsec.
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Transistors for testing to this procedure shall be Motorola Type 2N3493.
Case: TO-18 (4 Leads)
le
e
o
e
e
e
e
CHARACTERISTIC (Conditions)
Collector-Base Breakdown Voltage
(IC = I0 ua, IE= O)
DC Forward Current Gain
(IC = I00 uA, VCE = O.5V)
Base-Emitter Saturation Voltage
(IC = I00 uA, IB = I0 uA)
High Frequency Current Gain
tiC = I mA, VCE= 3V, f = I00 me)
Output Capacitance (VcB = 3V, IE = O,
f = 1OOkc)
Input Capacitance (VEB = 0.5V, IC = O,
f = IOOkc)
Saturated Dynamic Impedance
(IB = I mA, IE = I00 uA peak, f = lOOkc)
SYMBOL
BVcBo
hFE
VBE (Sat)
hfe
Cob
Cib
Rec
MIN,
12
4O
4.0
MAX_
0.75
0.7
0.7
5O
I
 NIT
Vdc
Vdc
pf
pf
ohms
n
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Transistor 258-'P1
Transistors purchased for testing to this procedure shall be Motorola 2N3251.
Case: To-18
ELECTRICAL TESTS:
CHARACTERISTIC (Conditions)
Collector-Base Breakdown Voltage
l'i, (Zc= IOus.)
i
2. i Collector Leakage Current
(VcE = 4or, VBE = -3V)
o
0
_e
o
7a
o
e
10.
Base Leakage Current (VCE = 40V,
VBE = -3V)
E_itter-Bame Breakdown Voltage
IE = I0 ua)
Collector Saturation Volt_e
(IC = 50 ma., iB = 5 ms.,
Base-Eaitter Saturation Voltage
(IC = I0 ma., IB = I ma.)
DC Forward Current Transfer Ratio
(IC = O.I ma., VCE = IV)
Output Capacitance
(VcB = I0 Vdc, IE = O, f = I00 KC)
Input Capacitance
(VEB = I Vdc, IC = O, f = I00 KC)
Current Gain-Bandwidth Product
(VcE =2OVdc, IC = I0 mAdc, f = lOOm)
ICEX •
IBL
BVEBo
VCE (Sat)
VBE(Sat)
hFE
Cob
Cib
ft
5.6
0.6
8O
3OO
LIMITS
MAX.,
20
5O
.5
0.9
6
8
_NITS
Vdc
nAdc
nAdc
Vdc
Vdc
Vdc
pf
pf
mc
UDI -596 22/31 -02 9/53 TII_.RS
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Transistor 258-CI
Source: Motorola NPN Chip Type SL-I
SPECIFICATION SHEET
I Ili|E T [ .IL¥151011
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SYMBOL
IEBO
ICBO
HFE
VBE (Sat)
Cie
CHARACT_ISTIC
Emitter Leakage Current
Collector Leakage
Current
DC Current Gain
Base Saturation
Voltage
Emitter Capacitance
TEST CONDITIONS
,I C = O, VEB = 3V
IE = O, VCB = 3V
IC = 3Oma, VCE = 0.5V
IC = O, IB = 1.5 ma.
IC = O, VEB= 3V, f = 1me
MIN. MAX. UNITS
35
20
I0
.9O Volts
pf.
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Transistor 258-C2
Source: _torola P_P Chip Type SL-44
m(E?
SPECIFICATION SHEET
ItEVISlQII
SP(¢ I FI CAT loll SYI4001.
IEB0
ICBO
HFE
Cie
VOE
r
S
CHARACTERISTIC
Emitter Leakage Current
Collector Leakage Current
DC Current Gain
Base Saturation Voltage
Emitter Capacitance
Emitter Offset Voltage
Saturation Resistance
TEST CONDITIONS
IC = O, VEB = 3V
IE = O, VCB = 3V
r
I IC = 30 ma, VCE = 0.5V
IC = O, IB = 1.5 ma.
IC = O, VEB = 3V, f = Imc
IE = O, IB = 1.5 ma.
IE = O, IB = 1.5 ma.
MIN.
35
MANe
2O
I0
.9O
5
2.5
15
UNITS
NA
NA
Volts
pf
MV
Ohms
¢
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APPENDIX IV
CORROSION PROTECTION OF PLATED WIRES
TECHNICALREPORTNO. 67
TITLE:
ENGINEER: A.L. Salamon
PROJECT: 258
CONTRACT: NAS5-9518
UNIT: AdvancedMemories
DATE: August 3, 1965
CORROSION PROTECTION OF PLATED WIRES
ABSTRAC T:
This report discusses methods which were tried to
provide corrosion protection of plated wire memory elements. It was
found that the Nickel-Iron magnetic film possesses, by itself, suffi-
cient corrosion resistance when used inside the H-film-teflon tunnel
structure, provided the surface is ca_'_±u_ _=_. _.I_. ..........._._a
corrosion successfully after a maximum of 1417 hours at 95°C and 85%
relative humidity.
Written by: _ ' _. L_ Salamon
Approved by:
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G. A. Fedde
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TECHNICAL REPORT NO. 67
A method of protective overplating was tried using relatively inert
metals such as Tin, Gold, Rhodium, and Cadmium to protect the magnetic
film from corrosion. For several reasons, enumerated below, this method
of corrosion protection proved inadequate.
Reasons for failure of overplating approach:
I) In testing the wires for electrical performance mercury
cups are used to make electrical contact with the wires. It was
found that the protective coating, particularly the gold and tin,
dissolve in the mercury and are removed completely or partially from
the wire. It was found that a coating thus damaged caused faster
corrosion than if no protection were used at all. Since the use of
mercury contacts cannot be eliminated from the test set up this
problem, by itself, precludes the use of Tin or Gold overplating.
2) Due to the effect of bimetallic couples in increasing
corrosion rate it is imperative that when a plating of a metal more
inert than the Fe-Ni of the magnetic plating is used there be no
pinholes in the plating. If there is a pinhole, the two metals
exposed to the corrosive medium form an electric cell of such a
polarity that the more active Fe-Ni plating dissolves.
3) In order to produce a plating free from pinholes the
protective metal had to be plated to a significant thickness
(_ 10,000 _) but at this thickness the plating acted as an eddy-
current shield and drastically reduced the magnetic ouoput of the
wires.
Many tests were run using various plating materials and plating methods
but in each case significant corrosion was observed after a few hundred
hours. In comparison, unplated control wires always showed slightly
less corrosion. In all these tests wires were exposed to an environment
of _95oc and 80% - 85% relative humidity. The wires were not protected
by the H-film-Teflon tunnel structure which will actually be used in the
memory.
Since the unprotected control wires showed less corrosion and since in
actual practice the wires will be inside the protective tunnels it was
thought worthwhile to study unprotected wires to see if by proper
cleaning or surface conditioning they could resist corrosion.
At first the results were discouraging, but it was found that this was
due to the fact that the temperature-humidity chamber used impure water
which had a pH of 8.9. By switching to a pure de-ionized water of pH
6.4 corrosion was dramatically reduced.
A. L. Salamon
Whitpain
August 3, 1965
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Three batches of wires were tested for 979, 1417 and 981 hours respect-
ively at 95oc and 85% relative humidity. The first batch was not cleaned
at all and after 979 hours the wires were in good to fair condition.
The purpose of the second batch was to see what effect the initial
condition of the plating and cleaning had on corrosion rate. Half
of the wires came from a batch which had pemous plating with many
flaws, and the other half came from a batch with excellent quality of
plating. Some of each type were carefully cleaned by wiping with a
tissue soaked in alcohol, the rest were purposely handled with the
fingers to get them greasy and dirty. After 1417 hours all of the
cleaned wires looked as good as new while the rest of the wires showed
some corrosion but were still good to fair. No correlation was observed
between corrosion rate and initial condition of the plating.
The third batch of wires was to test various methods of cleaning and to
test the effect of silicone grease on reducing corrosion. It was found
that the most effective method of cleaning was to wipe the wires with
a tissue soaked in alcohol. If instead of wiping, the wires are soaked
in alcohol (even if followed by an OAKITE and water rinse) corrosion was
observed at one end of the wire indicating that impurities were concen-
trated there by the alcohol as the wire was held vertically. It was
found that if the wires are wiped with alcohol additional cleaning in
an oakite solution does not further help in preventing corrosion.
Silicone grease greatly reduces corrosion outside of the tunnel structure,
but inside the tunnels it has practically no effect. (Actually, avery
slight increase in corrosion was noted.) Cleaning of the wires is still
important if silicone grease is used.
Although there are definite differences in the wires depending on clean-
ing, even the worst wires in this batch looked good after 981 hours at
the environment.
On all wires in all batches, except those with silicone coating, corrosion
outside of the tunnels was about 10 times greater (by percentage of corroded
area) than inside. Corrosion penetrated about I/8 to I/4" in from the edge
of the tunnel structure.
C0NCLUSION:
The excellent results obtained on the unprotected wires indicates that
with proper cleaning there should be no corrosion problems even though
bare, unprotected wires are used.
A. L. Salamon
Whitpain
August 3, 1965
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MATERIALS REPORT NUMBER ONE
MATERIAl S .REPORT #I
MINIATURE SPACEBORNE MEMORY
Contract No. NAS5-9518
Prepared by:
/
R. W. }_o{tl'man
Approved by:
.; ) .
o. R. _eid
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SUBJECT
Materials Report #I
PURPOSE
The purpose of this report is to describe in summary form those tests,
experiments, developments, and studies thus far performed and which are
pertinent to material selection for use in fulfilling the technical
requirements of this contract.
SUMMARY
3.] After reviewing the environmental specifications invoked on the memory
system, it was decided to tentatively select materials based on their
ability to withstand the sterilization condition of 150°C for 48 hours.
After a material has successfully withstood this condition, it would
then be subjected to the other environments.
3.2 Materials used on this contract fall categorically into groups which
comprise the individual subassemblies of the memory package. The
subassemblies are: the active memory plane, the substrates and spacers,
and the mechanical structure.
3.3 The following is a list of the materials tentatively selected to comprise
the individual subassemblies.
3.3.1 Memory Plane
a. Base, Laminate
Kapton Polyimide Film - Type H
E. I. D_ont DeNemours & Co.
Film Department
Wilmington, Delaware
b. Word Line, Etched
Shield Mu 30
Magnetic Metals Co.
Camden, New Jersey
c. Cable, Plated Wire Carrier
Kapton, type HF
Kent Co.
Princeton, New Jersey
1.0
2.0
3.0
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d. Ground,
Copper, Electrolytic Type
Anaconda American Brass Co.
Philadelphia, Pa.
e. Adhesive Film, Word Line Laminate
Type _M I041R
Bloomingdale Rubber Co.
Havre De Grace, Maryland
f. Adhesive Film, General Bonding
Type FM I044R
Bloomingdale Rubber Co.
Havre De Grace, Maryland
3.3.2 Substrates and Spacers
a. Facing, Substrate
Copper, Electrolytic Type
Anaconda American Brass Co.
Philadelphia, Pa.
b. Facing, Spacer
Kapton Polyimide Film - Type H
E. I. DuPont De Nemours & Co.
Wilmington, Delaware
c. Frame
Aluminum Alloy, Type 2024-T3
Alcoa Aluminum
Philadelphis, Pa.
d. Honeycomb Hobe
Aluminum Alloy, Type 5052
Hexcel Products, Inc.
Havre De Grace, Maryland
V_3 ¸
e. Adhesive
Type HT432 Film Adhesive
Bloomingdale Rubber Co.
Havre De Grace, Maryland
f. Support, Plated Wire, Molded
Type DEN 438 _ DER 330 Blend
Dow Chemical Company
Camden, New Jersey
3.3.3 Mechanical Structure
a. Container, External
Aluminum Alloy, Type 6061T4
Aluminum Company of America
Philadelphia, Pa.
b. Structure, Support, Internal
Aluminum Alloy, Type 5052-T3
Aluminum Company of America
Philadelphia, Pa.
c. Hardware
Corrosion Resistant Steel
per QQ-S-763
4.0 GENERAL CONSTRUCTION AND LAYOUT
Enclosed in the appendix of this report is SKIOO6 which describes the general
layout and construction of one-half of the 2.8 megabit memory system. Clearly
outlined in the layout is the outside configuration and the general allocation
of volume for the various active subsystems which when combined, form the entire
memory stack. Detailed construction of each subsystem is contained in subsequent
sections of this report.
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5.0 ENVIROnmENT, MATERIAL
5.1 The following is a list of the applicable environments which the
materials must withstand to be compatible with Article II,
Specifications, Contract NAS5-9518.
5.2 Specifications, Environmental
a. Non-degrading operation oven temperature range of minus (-) 20°C
to plus (+) 80°C.
b. Non-degraded operation after storage at plus (+) 150°C for 48 hours.
c. Non-degrading operation at I0-II mm of Hf pressure or less.
d. Non-degrading operation at 100% R.H. with resulting condensation
of water or frost.
5.3 After reviewing the above specifications, it is apparent that the most
difficult one to meet is 5.2,b. (150°C for 48 hours). With due respect
to the other specifications, it was determined that materials would be
tentatively selected on the basis of their ability to meet this
environment. After materials meet this condition, they would sub-
sequently be exposed to the other environments.
6.0 MEMORY PLANE CONSTRUCTION
6.1 The memory plane consists basically of two items: the plated wire
(containedin a cable), and the word line overlay. These two items
are bonded together to form agO ° matrix in two parallel adjacent
planes. The memory plane is then bonded to a ground plane, described
in par-_graph 7.0.
6.2
6.3
The bonding is accomplished at 350°F and 300 psi for one hour utilizing
the film adhesive FMIO44R, paragraph 3.3.1-f. Conventional techniques
for high pressure bonding were utilized.
The memory plane described has been subjected to the 150°C ambient
condition for time in excess of 48 hours. No detrimental effects
on the plane were apparent after exposure tc this environment.
V-5
6.4 Plated Wire Cable
6.4.1 The plated wires must necessarily be contained in material
which, with wires in place, cannot induce any stress or strain
into the plated wire. A rather unique cable was used for
this purpose.
6.4.2 The cable consists of two sheets of Kapton Type MF which have
been fused together, FZP to FEP, with monel wires being
encapsulated in the FEP. The monel wires are pulled out
of the cable thus producing a series of parallel tunnels.
The sense wires (plated wires) are then inserted into these
tunnels and thus are physically protected and alligned with
respect to the word llne overlay.
6.4.3 A sample of the cable was prepared and bonded to a thick (.]2 inch)
copper clad glass epoxy laminate. Twenty polyurethane insulated
plated wires were i_Lserted in the tunnels of the cable. The
material was subjected to the following: temperature @Tcling
(iO cycles, I hour per cycle) between O°F and (+) 140°F, soak
four days at (+) 75°C, soak three days at (-_20°C, soak
+150°C three days and finally, soaked at 190 C for seventeen
days. All insulated plated wires were free in the tunnelled
cable and the bond between the cable and the copper retained
its strength.
6.5 Word Line Overla_
The word line overlay is basically a group of word lines etched from the
word line laminate. The conventional resist and etch method was utilized
to produce the lines. Kodak Photo Resist was utilized with the laminate
being etched with ferric chloride.
6.5.1 Laminate, Word Line
The word line laminate is a composite of WH" film, adhesive, and
Shield Mu 30, which is subsequently copper plated on the ouLslde
surface after bonding takes place. This laminate is fabricated
in house because it is not purchasable from commercial laminate
suppliers except on special order. The composite is bonded at
650 psi, 350°F for one hour between two ground metal platens.
6.5.1.i "H" Film Base
The film "H film" was selected as the base material for
all word line laminates It was selected for its high
temperature stability and mechanical strength. At 150°C
the material exhibited no deteriorization and bonded
extremely well to the adhesive "FMIO44R". A data sheet
is contained in the appendix.
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6.5.1.2 An attempt to use a glass epoxy laminate type FR%
was made. When this laminate (.002" thick) was
subjected to the 150°C environment, extreme charring
and warping of the epoxy resin was apparent after a
short period of time. The exposure lasted 60 hrs. and
resulted in a completely charred overlay with radical
deformations apparent in the copper word lines.
6.5.1.3 Adhesive
Conferring with the Bloomingdale Rubber Co., Havre De Grace,
Maryland, it was determined that the vendor's product
"FMIO41R Film Adhesive" would withstand the temperature
requirements of WMIL-A-25463, Type II, Adhesive". The
adhesive was obtained and laminates bonded together to
form the memory's word line structure. The samples were
then subjected to ail50°C environment for 60 hours with
no deterioration apparent. The adhesive was then tentatively
approved for application on this program.
6.5.1.4 Word Lines
From an electrical standpoint, shielded copper word
lines were selected for this memory application. The
word lines are etched from a copper plated, shield Mu 30,
clad "H" film laminate. The shield Mu 30 is an 804
nickel-iron alloy.
7.0 SUBSTRATE AND SPACER CONSTRUCTION
7.1 The substrate and spacer are both honeycomb structures. The substrate
is utilized for a spacer, mechanical support, and ground plane between
active memory planes, it contains conductive metallic surfaces which
are bonded to the outside surfaces of an aluminum frame containing
aluminum honeycomb. The facing (copper, gold plated) is bonded to the
frame utilizing an epoxy-phenolic, aluminum filled, glass cloth base,
film adhesive. The: adhesive material is designated "HT-432" per
Bloomingdale Rubber Co., Havre De Grace, Maryland.
7.2 The spacer construction is similar to that of the substrate except
that the facing utilized is both non-metallic and non-conductive.
"H" film polyimlde film will be used for this facing with the remainder
of the construction similar to para. 7.].
7.3 With respect to both constructions and material selections, a test report
has been included in the appendix. This report, entitled "Qualitative
Analysis of Memory Plane Substrate Structure, TTR-92454-1", details the
composition of the substrate and the tests performed which led to the
tentative material selections indicated.
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8.0 GENERAL MECHANICAl STRUCTURE
8.1 The internal structure as well as the external case will be fabricated
from aluminum alloy. All internal structures will be fabricated from
type 5052-T4 and will contain an iridite finish.
8.2 The external case will be fabricated from type 6061-T4 and will be
finished with an iridite inside and black anodize outside.
8.3 The above materials and finishes are widely utilized throughout the
satellite industry and black boxes similar to this unit have been tested
in satellites such as Ranger, Tiros and,Lunar Orbitor.
9.0 FUTURE EVALUATION
9.1 Since all materials have been tentatively selected on their ability
to withstand the thermal enviromtent, they must all be subjected to
the other specified environments. Samples of the plane_ will be
fabricated and will be subjected to the other conditions. The results
of these tests will certify the tentative selections.
9.2 Where materials break down in the other test conditions, they will be
re-evaluated and other materials will be subsequently investigated and
tested.
9.3 When all materials are thoroughly certified, a final material report
will be issued.
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SUMMARY OF PROPERTIES 
GENERAL 
H Film is a polyimide, resulting from the polycon- 
densation reaction between an aromstic tetra- 
basic acid and an aromatic diamine. Its ability 
to maintain its excellent physical, electrical and 
mechanical properties over a wide temperature 
range has opened new design and application 
areas to film technology. This is especially true 
in applications which have high operating 
temperatures. 
H Film has been used successfully in appli- 
cations where the temperatures have been as low 
as -269°C. and as high as 400°C. At room 
temperature, the properties of “Mylar”* poly 
ester film and H Film are similar. However, as 
the temperature is increased or decreased the 
properties of H Film are less affected than those 
of “Mylar”. A flame resistant material, H Film 
begins to char above 800°C. There is no known 
organic solvent for the film and it is infusible 
and does not melt. 
Because H Film had no melting point, Du Pont 
combined “Teflon”* FEP-fluorocarbon resin with 
’Du Pont registered trademark 
the polyimide to  give a heat sealable structure 
for fabrication purposes. (See Bulletin HF-1 for 
detai Is) 
Finished articles may also be made by the 
use of adhesives which are available for bonding 
H Film to itself, to metals, to papers of various 
types and to other films. H Film can also be 
laminated, metalized, punched, formed or ad- 
hesive coated. 
Applications for H Film include: wire and cable 
wrap, motor slot liners, formed coil wrap, trans- 
formers, capacitors, flexible printed circuits, 
magnetic and pressure sensitive tapes, and hose 
and tubing. Many of these applications are 
based on the fact that its electrical properties, 
such as dielectric strength and dissipation factor, 
are excellent and remain nearly constant over 
a wide range of temperature and frequency. 
Others make use of its radiation resistance or 
chemical resistance at elevated temperatures. It 
is this combination of useful properties at ex- 
tremes in temperatures which make H Film a 
unique, new industrial material. 
Precision motors use slot liners H Film is a transparent gold col- 
made of H f i lm because of the ored film which can be run on 
material’s toughness and its conventional film handling equip- 
ability to insulate at higher ment with l i t t le if any adjustment. 
operating temperatures. 
H film finds use as layer insula- - 
tion in  transformers. The polyi- 
mide insulation permits the 
design of smaller units which 
operate at higher temperatures 
with no reduction in  rating. 
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Printed circuits and flat cable 
constructions have been made 
from H Film because of its 
dimensional stability at high 
temperature and its solder resist- 
ance. H Film is used as a wire 
wrap where good high tempera. 
ture insulation and low weight 
structures are required. 1 
SUMMARY OF PROPERTIES OF H-FILM
PROPERTY
PHYSICALPROPERTIES
Ultimate TensileStrength
Yield Point
Stressto Produce5% Elongation
Ultimate Elongation
TensileModulus
ImpactStrength
FoldingEndurance(MIT)
Tear Strength--Propagating(Eimendorf)
Tear Strength--Initial (Graves)
BurstingTest(Mulien)
Density
Coefficientof FrictionKinetic(Film-to-Film)
RefractiveIndex(BeckeLine)
AreaFactor
(MD)
(MD)
(MD)
(MD)
(MD)
-- 195"C
35,000 psi
2%
510,000 psi
TYPICALVALUES
25"C
25,000 psi
10,000 psiat 3%
13,000 psi
70%
430,000 psi
6 Kg.cm/mil
10,000cycles
8 gm/mil
510 gm/ mil
75 psi
1.42 gm/cc
.42
1.78
135 fP/Ib./mil
200"C
17,000 psi
6,000 psiat 3%
90%
260,000 psi
TEST METHOD
ASTMD.882.61T
ASTMD.882-61T
ASTMD.882.61T
ASTMD.882.61T
ASTMD.882-61T
DuPont PneumaticImpactTest
ASTMD-643-43
ASTMD-1922-61T
ASTMD.lOO4.59T
ASTMD-774-46
ASTMD-1505-57T
ASTMD-1894-61T
EncyclopaedicDictionaryof
Physics,VolumeI
Calculation
PROPERTY
THERMALPROPERTIES
MaltingPoint
ZeroStrengthTemperature
Cut-throughTemperature
Coefficientof Linear Expansion
Coefficientof Thermal
Conductivity
Flammability
HeatSealable
Shrinkage
Heat Aging ( In air)
TYPICALVALUES
NONE
815°C
435°C
2.0 x 10--5 in./in./°C
3.72 x 10--4
3.89 x 10--4
4.26 x 10--4
4.51 x 10--4
Self.extinguishing
No
(cal) (cm)
(cm') (sec) (°C)
250"C 275"C 300"C 400"C
0.3% 0.5% 3.5%
8 yrs. 1 yr. 3 months 12 hours
TEST CONDITION
20 psi load for 5 seconds
"(--) 14°C to 38°C
25oc
75oc
200oc
300oc
30 minutes
TEST METHOD
Hot Bar (Du PontTest)
WeightedProbeon HeatedFilm
(Du PontTest)
ASTMD-696-44
ModelTC.IO00
Twin Heatmeter
ComparativeTester
ASTMD.1204
Time to Reach1% Elongation
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H-FILM--A USEFUL FILM FROM -269°C to 400°C -
ml I
PROPERTY
CHEMICAL PROPERTIES
CHEMICAL RESISTANCETO:
Benzene
Toluene
Methanol
Acetone
10% SodiumHydroxide
GlacialAcetic Acid
p-Cresol
"Arochlor" *
TransformerOil
Water pH = 1
pH = 4.2
pH = 7.0
pH = 8.9
pH = 10.0
RADIATION RESISTANCE
Gamma(SavannahRiver)
Electron(Vander Graft)
Neutron plusGamma
(Brookhaven)
UV
FUNGUS RESISTANCE
MOISTUREABSORPTION
HYGROSCOPICOEFFICIENT
OF EXPANSION
PERMEABILITY
Gas
CarbonDioxide
Hydrogen
Nitrogen
Oxygen
Helium
WaterVapor
TYPICALVALUES
% Tensile
Retained
100
94
100
67
85
100
100
100
65
65
65
65
6O
% FJonptien
Retained
82
66
73
62
Degrades
62
77
53
100
3O
3O
3O
2O
10
% Modulus
Retained
100
97
140
160
102
102
142
100
100
100
100
100
100
Still Flexible(180 ° Bend)
Retains50% of OriginalElongation
Darkenedbut tough
Excellent
Inert
1.3%
2.9%
2.2 x 10--5 in/in/% RelativeHumidity
cc/(100 in') (24 hrs.) (atm/mil)
45
250
6
25
415
gin/(100 in') (24 hrs.)/mil
5.4
TEST CONDITION
DaysImmersedat Room
Tempertaure
365
365
365
365
5
36 daysat 110°C
22 daysat 200°C
365 daysat 200°C
180 daysat 150°C
14 daysat 100%
14 daysat 100°C
70 daysat 100°C
14 daysat 100%
4 daysat 100°C
Exposure4.16 x I0' RADS
Exposure6 x 10° PADS
Exposure 10z° PADS
12 months
50% RelativeHumidityat 23.5°C
Immersionfor 24 hrs.at 23.5°C
72°F 20%-80% Relative
Humidity
TEST METHOD
23°C
WestinghouseFluorescentSunlamps
OzonePresent,Dry Environment
Soil Burial
ConstantEnvironmentRoom
ASTMD-570-59T
ASTMD-1434-58
ASTME-96-S3T
PflOPERTY
V_
ELECTRICALPROPERTIES
Dielectric Strength (l-mil)
DielectricConstant
DissipationFactor
VolumeResistivity
SurfaceResistivity
CoronaStart Voltage(l-mil)
InsulationResistance
- l_'C
10,800
TYPICALVALUES
25"C
7,000 volts
3.5
.003
10 _8 ohm-cm
10 _eohms
465 volts
200"C
5,600 volts
3.0
.002
10" ohm.cm
TEST CONDITION
60 cycles
1 kilocycle
1 kilocycle
50% RelativeHumidity
50% RelativeHumidity
_Monsanto registered trademark
16
100,000
megohmmfds.
100°C
TEST METHOD
ASTM0-149-61
ASTMD-150-59T
ASTMD-150.SgT
ASTMD-257-61
ASTMD-257-61
ASTMD-1868-61T
Based on0.05 mfd. woundcapacitor
usingl-mil H Film
SUPPLY OF H FILM
Only experimental quantities of H Film in 1, 2, 3 and 5 mil gauges and a
maximum width of 18 inches are available at this time. These films are
made in our laboratory semiworks at Buffalo, New York. Larger widths will
become available when our prototype plant comes on stream in 1965.
Requests for the film and any questions concerning the use, properties,
etc., of H Film will be handled most rapidly by addressing your inquiry to:
Venture Development Section
Film Department
E. I. DU PONT DE NEMOURS & COMPANY (Inc.)
Wilmington, Delaware 19898
Our experimental designations for H Film are as follows:
Du Pont Designation
100-XH-667
200-XH-667
300-XH-667
500-XH-667
Nominal Guage
1 mil
2 rail
3 rail
5 rail
Approximate Yield
(sq. ft. 1 lb.)
135
67.5
45
27
The first three digits of the experimental designation refer to the gauge
of the film. "X" means experimental and "H" means polyimide film. The last
three d gits are for internal identification purposes.
NOTE: The values given in this bulletin are typical performance data for H Film; they are
not intended to be used as design data. We believe this information is the best currently
available on the subject. It is offered as a possible helpful suggestion in experimentation
you may care to undertake along these lines. It is subject to revision as additional know-|edge and experience are gained. Du Pont makes no guarantee of results and assumes no
obligation or liability whatsoever in connection with this information. This publication is not
license to operate under or intended to suggest infringement of, any existing patents.
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QUALITATIVE ANALYSIS OF MEMORY PLANE
SUBSTRATE STRUCTURE
TT_-92454-I
(ADDENDUM)
MINIATURE SPACEBORNE MEMORY
Prepared by:
Approved by:
G. R. _eq_
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1.0 SUBJECT: Addendum
Qualitative analysis of memory plane substrate structure. TTR-92454
2.0 PURPOSE:
The purpose of this addendum is to update the report dated March 5, 1965.
3 •O SUMMARY:
3.1 Referring to paragraph 3.2 of the original report, the adhesive film
to be utilized for the bonding of facings to honeycomb was tentatively
selected. That adhesive was HT424, a film type, supplied by the
Bloomingdale Rubber Co., Havre De Grace, Maryland.
3.2 Subsequent tests indicate that another adhesive, HT432 also a film
type, from the same vendor provided a much more uniform bond strength.
The difference between the two adhesives is that HT432 contains a
closely woven glass cloth fabric carrier whereas HTA24 contains a
coarsely woven glass cloth carrier. The finer weave spreads the
resin more uniformly, thus producing a voidless uniform glue line.
4.0 SAMPLE, TEST
4.I The test sample was fabricated utilizing 3 oz. copper facings (2 req'd),
adhesive (HT432), and aluminum honeycomb hobe per paragraph 5.1.1. The
composite was bonded between metal platens at 350°F and 200 psi pressure
for one hour. When the sample was removed from the press, it exhibited
no physical deformation or material degradation. The bond strength was
extremely high.
4.2 m_
_.,e s_mp!e was then placed in an ambient of 150°C for 6_ hours. After
cooling, the sample was examined and showed no material degradation, and
the adhesive strength was similar to that of the sample prior to
sterilization.
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_.0 SUBSTRATE CONSTRUCTION
4.1 The following diagram deliniates a typical substrate cross
section, with overall sizes ranging from 5.0" xl2.O". I_
should be noted that Chart i deliniates only the material
layers on one side of the honeycomb.
Composite facing Facing material
/ _(both sides of honeycomb)
Ii layer
__ _.,_/_" I' J" /" '/' #' _ ._f_._ _ Adhesive(both sides of honeycomb)
-- Overall thickness
TYPICAL SUBSTRATE STRUCTURE
4.2 All facing materials and adhesives are listed in Chart #i.
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5.0 MATERIALS
5.1 Honeycomb
5•i. 1 •Aluminum Alloy Type 5052
.002" gauge, I/8-5052-P
39" web
Vendor: Hexcel Products, Inc.
Havre De Grace, Maryland
a) Copper Foil, Printed Circuit Grade, I oz.
b) Copper Foil, Printed Circuit Grade, 2 oz.
c) Copper Foil, Printed Circuit Grade, 3 oz.
Vendor: Anaconda American Brass Co.
Philadelphia, Pennsylvania
5.2.2 Shield M_ 30, .004" thick stock, no coating
Vendor: Magnetic Metals, Inc.
Camden, New Jersey _
5.2.3 Glass Epoxy Laminate, Copper Clad (i oz.), .005 thick
Vendor: Precision Laminates
Danbury, Connecticut
5.3 F_llers and Suop_
5.3.1 a) Glass Cloth Fabric, .002" thick, no finish
b) Glass Cloth Fabric, .004" thick, no finish
5.4 Adhesive_
5.4.1 Film
5.4.1.1 AF 202, .015" thick
Vendor: 3M Company
St. Paul,Minnesota
5.4.1'2 HT424, .015" thick
Vendor: Bloomingdale Rubber
Havre De Grace, Maryland
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5.4.2 _u_
5.4.2.1 DEN 438, Epoxy Novalac
Vendor: Dow Chemical Company
Midland, Michigan
I) NMA Hardener
Vendor: Allied Chemicals
Philade Iphia, Pennsylvania ....
2) Polyamid Hardener
Vendor: Fluoro Plastics, Inc.
Phi Iado iphi a, Pennsylvania
5.4.2.2 HYSOL 2094, Printed Circuit Adhesive
Vendor: Hysol Corporation
Olean, New York
5.4.3 Microband Bonding Sheets (Pre-Preg)
5.4.3.1 "B" Stage Glass Epoxy, .0055 & .OO3_" thick
6.0 QUALITATIVE DATA
General Electric Company
Drexel Hill, Pennsylvania
Vendor:
6.1 Chart I of this report itemizes the various substrate
constructions and adhesives utilized. This chart also
provides detailed information with respect to adhesive
formulations, special processes utilized, failure modes,
and relative strengths obtained.
No attempt has been made to develop quantitative data for
any specific substrat_ system. This type of information is
not within the scope of this repQrt. A quantitative analysis
will be achieved at a future time.
6.2
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TTR-92£54-1
MINIATURE SPACEBORNE MEMORY
Prepared by:
R. W.
Approved by:
G. R.
V-28
TTR-92454-1 March 5, 1965
1.0 SUBJECT: Qualitative Analysis of Memory Plane Substrate Structure.
2.0 PURPOSE:
2.1 The purpose of this analysis is to determine the acceptability of
various substrate structures and adhesives for use in conjunction
with the Miniature Space Borne Memory System.
2.2 The acceptability was based on mechanical structure and ability
to withstand an invoked environment of storage at 150°C for 4S-hours.
This environment w_s assumed to provide the most detrimental effects
on substrate materials.
3•0 SUMMARY:
3.1 In order to attain a minimum weight, the substrate was fabricated
from aluminum honeyoomb (i/16-inch thick no_) with various facing
materials bonded to it. The honeycomb was chosen for a structural
spacer because of its high strength to weight ratio.
3.2 The substrate exhibiting the most favorable characteristics was
composed of five layers of material as follows: Electrolytic
copper foil (.O045-inch thick), adhesive film (.Ol5-inch thick,
HT424, Bloomingdale Rubber), aluminum honeycomb, adhesive film
and copper foil. The sample Size was approximately 5" x 5" and
.072-inCh thick after cure. This sample was placed in a 150°C
ambient for 54-hours and visually exhibit&d no apparent
deterioration. The weakest bond in this system was the foil
to the adhesive bond. In addition, the adhesive could not
readily be removed from the honeycomb.
3.3 In addition to the above mentioned composite, the DEN438 resin
containing the polyamid hardener was also accept_Die. However,
the liquid system is much more difficult to use and provides
a much lower bond strength.
3.4 The HT424 adhesive will be tentatively adopted for all honeycomb
structure laminating on this program.
3.5 Quantitative tests will now be performed on honeycomb samples
bonded with HT424. These tests will indicate strength levels
obtained by: varying the adhesive thlckness, varying the
filler content, and subjecting the samples to other environments.
The weight of the various samples will also be a contributing
factor in the final decision as to which composite is the most
acceptable for spaceborne memory applications.
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